onsemi-FQI7P06TU

Part #onsemi-FQI7P06TU
Download 
onsemi-FQI7P06TU
May 2001  
TM  
QFET  
FQB7P06 / FQI7P06  
60V P-Channel MOSFET  
General Description  
Features  
These P-Channel enhancement mode power field effect  
transistors are produced using Fairchild’s proprietary,  
planar stripe, DMOS technology.  
This advanced technology has been especially tailored to  
minimize on-state resistance, provide superior switching  
performance, and withstand a high energy pulse in the  
avalanche and commutation modes. These devices are  
well suited for low voltage applications such as automotive,  
DC/DC converters, and high efficiency switching for power  
management in portable and battery operated products.  
•
•
•
•
•
•
•
-7A, -60V, R  
= 0.41
Ω
@V =
 
-10 V  
DS(on) GS  
Low gate charge ( typical 6.3 nC)  
Low Crss ( typical
 
25 pF)  
Fast switching  
100% avalanche tested  
Improved dv/dt capability  
175
°
C maximum junction temperature rating  
S
!
D
●
●
G
!
 
▶
▲
●
G
S
D

2

-PAK  
FQB Series  
I

2

-PAK  
FQI Series  
G
D
S
!
D
Absolute Maximum Ratings  
T =
 
25°C unless otherwise noted  
C
Symbol  
Parameter  
FQB7P06 / FQI7P06  
Units  
V
V
I
Drain-Source Voltage  
-60  
-7.0  
DSS  
– Continuous (T
 
= 25°C)  
Drain Current  
A
D
C
– Continuous (T
 
= 100°C)  
-4.95  
-28  
A
C
I
(Note 1)  
Drain Current  
– Pulsed  
A
DM  
V
E
I
Gate-Source Voltage  
±
25  
90  
V
GSS  
(Note 2)  
(Note 1)  
(Note 1)  
(Note 3)  
Single Pulsed Avalanche Energy  
Avalanche Current  
mJ  
A
AS  
-7.0  
AR  
E
Repetitive Avalanche Energy  
Peak Diode Recovery dv/dt  
4.5  
mJ  
V/ns  
W
AR  
dv/dt  
-7.0  
Power Dissipation
 
(T =
 
25°C) *  
3.75  
45  
P
A
D
Power Dissipation
 
(T =
 
25°C)  
W
C
– Derate above 25°C  
Operating and Storage
T
e
mperature Range  
0.3  
W/°C  
°C  
T , T  
-55 to +175  
J
STG  
Maximum lead temperature for soldering purposes,  
T
300  
°C  
L
1/8
”
from case for 5 seconds  
Thermal Characteristics  
Symbol  
Parameter  
Typ  
—  
Max  
3.35  
40  
Units  
°C
/
W  
°C
/
W  
°C
/
W  
R
R
R
Thermal Resistance, Junction-to-Case  
Thermal Resistance, Junction-to-Ambient *  
Thermal Resistance, Junction-to-Ambient  
θ
JC  
θ
JA  
θ
JA  
—  
—  
62.5  
* When mounted on the minimum pad size recommended (PCB Mount)  
©2001 Fairchild Semiconductor Corporation  
Rev. A2. May 2001  

Elerical Characteristics  
T =
 
25°C unless otherwise noted  
C
Symbol  
Parameter  
Test Conditions  
Min  
Typ  
Max  
Units  
Off Characteristics  
BV  
V
= 0
V
, I
 
=
–
250
µ
A  
GS D  
Drain-Source Breakdown Voltage  
-60  
—  
—  
—  
—  
V
DSS  
∆
BV  
Breakdown Voltage
T
e
mperature  
Coefficient  
DSS  
I
= -250
µ
A, Referenced to 25°C  
-0.07  
V/°C  
D
/
∆
T  
J
I
V
V
V
V
= -60
V
, V
 
= 0 V  
—  
—  
—  
—  
—  
—  
—  
—  
-1  
µ
A  
µ
A  
nA  
nA  
DSS  
DS  
GS  
Zero Gate Voltage Drain Current  
= -48
V
, T
 
=
1
50°C  
-10  
DS  
GS  
GS  
C
I
= -25
V
, V
 
= 0 V  
Gate-Body Leakage Current, Forward  
Gate-Body Leakage Current, Reverse  
-100  
100  
GSSF  
DS  
I
= 25
V
, V
 
= 0 V  
GSSR  
DS  
On Characteristics  
V
V
V
V
= V
 
, I
 
= -250
µ
A  
Gate Threshold Voltage  
-2.0  
—  
—  
-4.0  
0.41  
—  
V
Ω
S
GS(th)  
DS  
GS  
DS  
GS  
D
R
Static Drain-Source  
On-Resistance  
DS(on)  
= -10
V
, I
 
=
–
3.5 A  
0.32  
4.0  
D
(Note 4)  
g
= -30
V
, I
 
=
–
3.5 A  
Forward Transconductance  
—  
FS  
D
Dynamic Characteristics  
C
C
C
Input Capacitance  
—  
—  
—  
225  
110  
25  
295  
145  
32  
pF  
pF  
pF  
iss  
V
= -25
V
, V
 
= 0 V,  
GS  
DS  
Output Capacitance  
oss  
rss  
f = 1.0 MHz  
Reverse Transfer Capacitance  
Switching Characteristics  
t
t
t
t
Turn-On Delay Time  
Turn-On Rise Time  
Turn-Off Delay Time  
Turn-Off Fall Time  
T
o
tal Gate Charge  
Gate-Source Charge  
Gate-Drain Charge  
—  
—  
—  
—  
—  
—  
—  
7
25  
110  
25  
60  
8.2  
—  
ns  
ns  
d(on)  
V
= -30
V
, I
 
=
–
3.5 A,  
DD  
D
50  
r
R
= 25
Ω  
G
7.5  
25  
ns  
d(off)  
f
(Note 4, 5)  
(Note 4, 5)  
ns  
Q
Q
Q
6.3  
1.6  
3.1  
nC  
nC  
nC  
g
V
V
= -48
V
, I
 
=
–
7.0 A,  
DS  
D
= -10 V  
gs  
gd  
GS  
—  
Drain-Source Diode Characteristics and Maximum Ratings  
I
Maximum Continuous Drain-Source Diode Forward Current  
—  
—  
—  
—  
—  
—  
—  
-7.0  
-28  
-4.0  
—  
A
A
S
I
Maximum Pulsed Drain-Source Diode Forward Current  
SM  
V
t
V
V
= 0
V
, I
 
=
–
7.0 A  
Drain-Source Diode Forward Voltage  
Reverse Recovery Time  
—  
V
SD  
GS  
S
= 0
V
, I
 
=
–
7.0 A,  
77  
0.23  
ns  
µ
C  
rr  
GS  
S
(Note 4)  
dI /
 
dt = 100 A/
µ
s  
Q
Reverse Recovery Charge  
—  
F
rr  
Notes:  
1. Repetitive Rating : Pulse width limited by maximum junction temperature  
2. L = 2.1mH, I
 
= -7.0A, V
 
= -25V, R
 
= 25
Ω,
Starting T =
 
25°C  
AS  
DD  
G
J
3. I
 
≤
-7.0A, di/dt
≤
300A/
µ
s, V  
≤
BV Starting
 
T =
 
25°C  
SD  
DD  
DSS, J  
4. Pulse Test : Pulse width
≤
300
µ
s, Duty cycle
≤
2%  
5. Essentially independent of operating temperature  
©2001 Fairchild Semiconductor Corporation  
Rev. A2. May 2001  

Typical Characteristics  
V

GS  

Top :
 
– 15.0 V  
– 10.0 V  
10

1  

10

1  

– 8.0 V  
– 7.0 V  
– 6.0 V  
– 5.5 V  
– 5.0 V  
Bottom :
 
– 4.5 V  
℃
175  
10

0  

10

0  

℃
25  
℃
-55  
※
Notes :  
※
Notes :  
μ
1. 250
 
s Pulse Test  
1. V

D
S

= -30V  
-1  
10  
℃
2. T

C

= 25  
μ
2. 250
 
s Pulse Test  
-1  
10  
-1  
10  
10

0  

10

1  

2
4
6
8
10  
-V

GS

, Gate-Source Voltage
 
[V]  
-V

DS

, Drain-Source Voltage [V]  
Figure 1. On-Region Characteristics  
Figure 2. Transfer Characteristics  
1.2  
10

1  

1.0  
0.8  
0.6  
0.4  
0.2  
0.0  
V

G
S

= – 10V  
V

G
S

= – 20V  
10

0  

℃
175  
℃
25  
※
Notes :  
1. V

GS

= 0V  
※
℃
Note : T = 25  
J
μ
2. 250
 
s Pulse Test  
-1  
10  
0
4
8
12  
16  
20  
24  
0.0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0 2.2 2.4 2.6 2.8  
-V

SD

, Source-Drain Voltage
 
[V]  
-I

D

, Drain Current
 
[A]  
Figure 3. On-Resistance Variation
 
vs.  
Drain Current and Gate Voltage  
Figure 4. Body Diode Forward Voltage  
Variation vs. Source Current  
and Temperature  
600  
500  
400  
300  
200  
100  
0
12  
C

iss

= C

g
s

+ C

g
d

(C

d
s

= shorted)  

oss

= C

d
s

+ C

g
d  

rss

= C

g
d  

C
C
10  
8
V

DS

= -30V  
V

DS

= -48V  
C

oss  

※
Notes :  
C
iss  
1. V

G
S

= 0 V  
2. f = 1 MHz  
6
4
C
rss  
2
※
Note : I

D

= -7.0 A  
6
0
10

-1  

10

0  

10

1  

0
1
2
3
4
5
7
Q

G

, Total Gate Charge [nC]  
V

DS

, Drain-Source Voltage [V]  
Figure 5. Capacitance Characteristics  
Figure 6. Gate
 
Charge Characteristics  
©2001 Fairchild Semiconductor Corporation  
Rev. A2. May 2001  

Typical Characteristics
 
(Continued)  
2.5  
2.0  
1.5  
1.0  
0.5  
0.0  
1.2  
1.1  
1.0  
※
N
otes :  
1. V

G
S

= 0 V  
2. I

D

= -250
μ
A  
0.9  
※
Notes :  
1. V

G
S

= -10 V  
2. I

D

= -3.5 A  
0.8  
-100  
-50  
0
50  
100  
150  
200  
-100  
-50  
0
50  
100  
150  
200  
T

J

, Junction Temperature [

o

C
]  
T

J

, Junction Temperature [

o

C
]  
Figure 7. Breakdown Voltage Variation  
vs. Temperature  
Figure 8. On-Resistance Variation  
vs. Temperature  
10

2  

8
6
4
2
0
Operation in This Area  
is Limited by R

D
S(on)  

100
µ
s  
1
m
s  
10

1  

10 ms  
DC  
10

0  

※
Notes :  
1. T

C

= 25

o  

2. T

J

= 175

o  

C
C
3. Single Pulse  
-1  
10  
10

0  

10

1  

10

2  

25  
50  
75  
100  
125  
150  
175  
℃
T

C

,
C
ase Temperature [  
]
-V

DS

,
D
rain-Source Voltage [V]  
Figure 9. Maximum Safe Operating Area  
Figure 10. Maximum Drain Current  
vs. Case
 
Temperature  
D = 0
.
5  
1 0

0  

※
N o
t
e s  
1 .
 
Z

θ

J
C

(
t)  
2 .
 
D u
t
y
 
F a c to r,
 
D = t

1

/
t

2  

:
0
.
2  
℃
/W M
 
a x .  
=
3
.
3 5  
0
.
1  
3 .
 
T

J M  

–
T

C  

=
P

D  

*
Z

θ

J
C

(
t)  
M
0
.
0 5  
0
.
0 2  
1
0

–
1  

0
.
0 1  
P

DM  

t

1  

s in g le
 
p u ls e  
t

2  

1
0

–
2  

1 0

–
5  

1
0

–
4  

1 0

–
3  

1 0

–
2  

1 0

–
1  

1 0

0  

1 0

1  

t

1

, S
 
q u a
r
e
 
W a
 
v e
 
P u ls e
 
D u ra tio n
 
[s e c ]  
Figure 11. Transient Thermal Response Curve  
©2001 Fairchild Semiconductor Corporation  
Rev. A2. May 2001  

Gate Charge Test Circuit & Waveform  
V

GS  

Same Type  
50K
Ω
 
as DUT  
Q

g  

12V  
200nF  
-10V  
300nF  
V

DS  

V

GS  

Q

gs  

Q

gd  

DUT  
-3mA  
Charge  
Resistive Switching Test Circuit & Waveforms  
R

L  

t

on  

t

off  

V

DS  

t

d(on)  

t

r  

t

d(off)  

t

f  

V

DD  

V

GS  

V

GS  

R

G  

10%  
DUT  
-10V  
90%  
V

DS  

Unclamped Inductive Switching Test Circuit & Waveforms  
BV

DSS  

——————–  
BV

DSS

– V

DD  

L
1
2
2
—-  
E

AS  

=
L
I

AS  

V

DS  

I

D  

t

p  

Time  
V

DD  

V

DS

(t)  
R

G  

V

DD  

I

D

(t)  
DUT  
-10V  
I

AS  

t

p  

BV

DSS  

©2001 Fairchild Semiconductor Corporation  
Rev. A2. May 2001  

Peak Diode Recovery dv/dt Test Circuit & Waveforms  
+
V

DS  

DUT  
_
I

SD  

L
Driver  
R

G  

Compliment of DUT  
(N-Channel)  
V

DD  

V

GS  

• dv/dt controlled by
 
R

G  

• I

SD

controlled by pulse period  
Gate Pulse Width  
————————–  
V

GS  

D =  
Gate Pulse Period  
10V  
( Driver )  
Body Diode Reverse Current  
I

RM  

I

SD  

( DUT )  
di/dt  
I

FM

, Body Diode Forward Current  
V

SD  

V

DS  

( DUT )  
Body Diode  
V

DD  

Forward Voltage Drop  
Body Diode Recovery dv/dt  
©2001 Fairchild Semiconductor Corporation  
Rev. A2. May 2001  

Package Dimensions  
D

2

PAK  
4.50
±
0.20  
9.90
±
0.20  
+0.10  
–0.05  
1.30  
0.10
±
0.15  
2.40
±
0.20  
0.80
±
0.10  
1.27
±
0.10  
+0.10  
0.50  
–0.05  
2.54 TYP  
2.54 TYP  
10.00
±
0.20  
(8.00)  
(4.40)  
10.00
±
0.20  
(2XR0.45)  
0.80
±
0.10  
©2001 Fairchild Semiconductor Corporation  
Rev. A2. May 2001  

Package Dimensions
 

(Continued)  

I

2

PAK  
4.50
±
0.20  
9.90
±
0.20  
+0.10  
–
0.05  
1.30  
1.27
±
0.10  
1.47
±
0.10  
0.80
±
0.10  
+0.10  
–
0.05  
0.50  
2.40
±
0.20  
2.54 TYP  
2.54 TYP  
10.00
±
0.20  
©2001 Fairchild Semiconductor Corporation  
Rev. A2. May 2001  

TRADEMARKS  
The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not  
intended to be an exhaustive list of all such trademarks.  
SuperSOT™-3  
ACEx™  
Bottomless™  
CoolFET™  
CROSSVOLT™  
DenseTrench™  
DOME™  
EcoSPARK™  
E

2

CMOS™  
EnSigna™  
FAST

®  

FASTr™  
FRFET™  
GlobalOptoisolator™  
GTO™  
OPTOPLANAR™  
PACMAN
™  
SuperSOT™-6  
SuperSOT™-8  
SyncFET™  
TinyLogic™  
UHC™  
POP™  
PowerTrench

®  

QFET™  
HiSeC™  
QS™  
UltraFET

®  

VCX™  
ISOPLANAR™  
LittleFET™  
MicroFET™  
MICROWIRE™  
OPTOLOGIC™  
QT Optoelectronics™  
Quiet Series™  
SLIENT SWITCHER

®  

SMART START™  
Stealth™  
FACT™  
FACT Quiet Series™  
DISCLAIMER  
FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY  
PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY  
LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN;  
NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.  
LIFE SUPPORT POLICY  
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT  
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR  
CORPORATION.  
As used herein:  
1. Life support devices or systems are devices or systems  
which, (a) are intended for surgical implant into the body,  
or (b) support or sustain life, or (c) whose failure to perform  
when properly used in accordance with instructions for use  
provided in the labeling, can be reasonably expected to  
result in significant injury to the user.  
2. A critical component is any component of a life support  
device or system whose failure to perform can be  
reasonably expected to cause the failure of the life support  
device or system, or to affect its safety or effectiveness.  
PRODUCT STATUS DEFINITIONS  
Definition of Terms  
Datasheet Identification  
Product Status  
Definition  
Advance Information  
Formative or In  
Design  
This datasheet contains the design specifications for  
product development. Specifications may change in  
any manner without notice.  
Preliminary  
First Production  
This datasheet contains preliminary data, and  
supplementary data will be published at a later date.  
Fairchild Semiconductor reserves the right to make  
changes at any time without notice in order to improve  
design.  
No Identification Needed  
Obsolete  
Full Production  
This datasheet contains final specifications. Fairchild  
Semiconductor reserves the right to make changes at  
any time without notice in order to improve design.  
Not In Production  
This datasheet contains specifications on a product  
that has been discontinued by Fairchild semiconductor.  
The datasheet is printed for reference information only.  
©2001 Fairchild Semiconductor Corporation  
Rev. H2  

SEARCH |
Parametric
|
Cross Reference  
sp  
GO  
space  
Product Folders and  
Applica  
sp
a
s
pa  
Home
>>
Find products
>>  
sp
a
s
pa  
FQI7P06  
60V P-Channel QFET  
Contents  
General description
|
Features
|
Product  
status/pricing/packaging  
General description  
These P-Channel enhancement mode power  
field effect transistors are produced using  
Fairchild’s proprietary, planar stripe, DMOS  
technology.  
This advanced technology has been especially  
tailored to minimize on-state resistance,  
provide superior switching performance, and  
withstand high energy pulse in the avalanche  
and commutation mode. These devices are well  
suited for low voltage applications such as high  
efficiency switching DC/DC converters, and  
DC motor control.  
This page
Print version  
Design tools  
back to top  
Features  
company  
●
-7A, -60V, R  
10V  
= 0.41
Ω
@V =
 
–  
DS(on) GS  
●
●
●
●
●
●
Low gate charge ( typical 6.3 nC)  
Low Crss (typical 25 pF)  
Fast switching  
100% avalanche tested  
Improved dv/dt capability  
175ºC maximum junction temperature  
rating  
back to top  
Product status/pricing/packaging  
Product  
Product status  
Pricing*  
Package type  
Leads  
Packing method  

Product Folder – Fairchild P/N FQI7P06 – 60V P-Channel QFET  
FQI7P06TU  
Full Production  
$0.474 TO-262(I2PAK)  
3
RAIL  
* 1,000 piece Budgetary Pricing  
back to top  
Support
|
Company
|
Contact us
|
Site index
|
Privacy policy  
© Copyright 2002 Fairchild Semiconductor