Infineon-Technologies-BSZ024N04LS6
| Part # | Infineon-Technologies-BSZ024N04LS6 |
Download  | Infineon-Technologies-BSZ024N04LS6 |
BSZ024N04LS6
MOSFET
OptiMOS
TM
ꢀ6ꢀPower-Transistor,ꢀ40ꢀV
TSDSON-8ꢀFL
(enlarged source interconnection)
Features
•ꢀOptimizedꢀforꢀsynchronousꢀapplication
•ꢀVeryꢀlowꢀon-resistanceꢀ
R
DS(on)
•ꢀ100%ꢀavalancheꢀtested
•ꢀSuperiorꢀthermalꢀresistance
•ꢀN-channel
•ꢀQualifiedꢀaccordingꢀtoꢀJEDEC
1)
ꢀꢀforꢀtargetꢀapplications
•ꢀPb-freeꢀleadꢀplating;ꢀRoHSꢀcompliant
•ꢀHalogen-freeꢀaccordingꢀtoꢀIEC61249-2-21
•ꢀ175ꢀ°Cꢀrated
S 1
S 2
S 3
G 4
8 D
7 D
Tableꢀ1ꢀꢀꢀꢀꢀKeyꢀPerformanceꢀParameters
Parameter
Value
Unit
6 D
5 D
V
DS
40
V
R
DS(on),max
I
D
2.4
40
m
Ω
A
Q
oss
28
nC
nC
nC
Q
G
(0V..10V)
Q
G
(0V..4.5V)
25
12.3
Typeꢀ/ꢀOrderingꢀCode
Package
PG-TSDSON-8 FL
Marking
RelatedꢀLinks
BSZ024N04LS6
24N04L6
–
1)
J-STD20 and JESD22
Final Data Sheet
1
Rev.ꢀ2.0,ꢀꢀ2018-06-04
OptiMOS
TM
ꢀ6ꢀPower-Transistor,ꢀ40ꢀV
BSZ024N04LS6
TableꢀofꢀContents
Description .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Maximum ratings
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3
Thermal characteristics
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
Electrical characteristics
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
4
Electrical characteristics diagrams
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
6
Package Outlines
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
10
Revision History
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
11
Trademarks .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
11
Disclaimer .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
11
Final Data Sheet
2
Rev.ꢀ2.0,ꢀꢀ2018-06-04
OptiMOS
TM
ꢀ6ꢀPower-Transistor,ꢀ40ꢀV
BSZ024N04LS6
1ꢀꢀꢀꢀꢀMaximumꢀratings
atꢀ
T
A
=25ꢀ°C,ꢀunlessꢀotherwiseꢀspecified
Tableꢀ2ꢀꢀꢀꢀꢀMaximumꢀratings
Values
Typ.
Parameter
Symbol
Unit Noteꢀ/ꢀTestꢀCondition
Min.
Max.
V
GS
=10ꢀV,ꢀ
T
C
=25ꢀ°C
V
GS
=10ꢀV,ꢀ
T
C
=100ꢀ°C
V
GS
=4.5ꢀV,ꢀ
T
C
=25ꢀ°C
–
–
–
–
–
–
–
–
–
–
40
40
40
40
24
Continuous drain current
I
D
A
V
GS
=4.5ꢀV,ꢀ
T
C
=100ꢀ°C
V
GS
=10ꢀV,ꢀ
T
A
=25ꢀ°C,
R
THJA
=60ꢀ°C/W
1)
Pulsed drain current
2)
Avalanche energy, single pulse
3)
I
D,pulse
E
AS
–
–
–
–
160
137
20
A
T
C
=25ꢀ°C
–
mJ
V
I
D
=20ꢀA,ꢀ
R
GS
=25ꢀ
Ω
Gate source voltage
V
GS
-20
–
–
–
–
–
75
2.5
T
C
=25ꢀ°C
Power dissipation
P
tot
W
T
A
=25ꢀ°C,ꢀ
R
THJA
=60ꢀ°C/W
1)
IEC climatic category; DIN IEC 68-1:
55/175/56
Operating and storage temperature
T
j
,ꢀ
T
stg
-55
–
175
°C
2ꢀꢀꢀꢀꢀThermalꢀcharacteristics
Tableꢀ3ꢀꢀꢀꢀꢀThermalꢀcharacteristics
Values
Typ.
Parameter
Symbol
Unit Noteꢀ/ꢀTestꢀCondition
Min.
Max.
Thermal resistance, junction – case,
bottom
R
thJC
R
thJC
R
thJA
–
–
–
–
2
°C/W –
°C/W –
°C/W –
Thermal resistance, junction – case,
top
–
–
20
60
Device on PCB,
6 cm² cooling area
1)
Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm
2
(one layer, 70 µm thick) copper area for drain
connection. PCB is vertical in still air.
2)
See Diagram 3 for more detailed information
3)
See Diagram 13 for more detailed information
Final Data Sheet
3
Rev.ꢀ2.0,ꢀꢀ2018-06-04
OptiMOS
TM
ꢀ6ꢀPower-Transistor,ꢀ40ꢀV
BSZ024N04LS6
3ꢀꢀꢀꢀꢀElectricalꢀcharacteristics
atꢀ
T
j
=25ꢀ°C,ꢀunlessꢀotherwiseꢀspecified
Tableꢀ4ꢀꢀꢀꢀꢀStaticꢀcharacteristics
Values
Parameter
Symbol
Unit Noteꢀ/ꢀTestꢀCondition
Min.
40
Typ.
Max.
–
Drain-source breakdown voltage
Gate threshold voltage
V
(BR)DSS
V
GS(th)
–
–
V
V
V
GS
=0ꢀV,ꢀ
I
D
=1ꢀmA
1.3
2.3
V
DS
=
V
GS
,ꢀ
I
D
=250ꢀµA
–
–
0.1
10
1
100
V
DS
=40ꢀV,ꢀ
V
GS
=0ꢀV,ꢀ
T
j
=25ꢀ°C
V
DS
=40ꢀV,ꢀ
V
GS
=0ꢀV,ꢀ
T
j
=125ꢀ°C
Zero gate voltage drain current
Gate-source leakage current
Drain-source on-state resistance
I
DSS
µA
nA
I
GSS
–
10
100
V
GS
=20ꢀV,ꢀ
V
DS
=0ꢀV
–
–
2.1
2.8
2.4
3.4
V
GS
=10ꢀV,ꢀ
I
D
=20ꢀA
V
GS
=4.5ꢀV,ꢀ
I
D
=20ꢀA
R
DS(on)
m
Ω
Gate resistance
R
G
g
fs
–
–
1.1
–
–
Ω
–
Transconductance
100
S
|
V
DS
|
≥
2|
I
D
|
R
DS(on)max
,ꢀ
I
D
=20ꢀA
Tableꢀ5ꢀꢀꢀꢀꢀDynamicꢀcharacteristics
Values
Typ.
1800
570
Parameter
Symbol
Unit Noteꢀ/ꢀTestꢀCondition
Min.
Max.
Input capacitance
1)
Output capacitance
1)
Reverse transfer capacitance
1)
C
iss
C
oss
C
rss
–
–
–
–
–
–
pF
pF
pF
V
GS
=0ꢀV,ꢀ
V
DS
=20ꢀV,ꢀ
f
=1ꢀMHz
V
GS
=0ꢀV,ꢀ
V
DS
=20ꢀV,ꢀ
f
=1ꢀMHz
V
GS
=0ꢀV,ꢀ
V
DS
=20ꢀV,ꢀ
f
=1ꢀMHz
19
V
DD
=20ꢀV,ꢀ
V
GS
=10ꢀV,ꢀ
I
D
=20ꢀA,
R
G,ext
=1.6ꢀ
Ω
Turn-on delay time
Rise time
t
d(on)
t
r
t
d(off)
t
f
–
–
–
–
7
–
–
–
–
ns
ns
ns
ns
V
DD
=20ꢀV,ꢀ
V
GS
=10ꢀV,ꢀ
I
D
=20ꢀA,
R
G,ext
=1.6ꢀ
Ω
6
V
DD
=20ꢀV,ꢀ
V
GS
=10ꢀV,ꢀ
I
D
=20ꢀA,
R
G,ext
=1.6ꢀ
Ω
Turn-off delay time
Fall time
17
3
V
DD
=20ꢀV,ꢀ
V
GS
=10ꢀV,ꢀ
I
D
=20ꢀA,
R
G,ext
=1.6ꢀ
Ω
Tableꢀ6ꢀꢀꢀꢀꢀGateꢀchargeꢀcharacteristics
2)
ꢀ
Values
Typ.
4.7
Parameter
Symbol
Unit Noteꢀ/ꢀTestꢀCondition
Min.
Max.
Gate to source charge
Gate charge at threshold
Gate to drain charge
1)
Switching charge
Q
gs
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
nC
nC
nC
nC
nC
V
V
DD
=20ꢀV,ꢀ
I
D
=20ꢀA,ꢀ
V
GS
=0ꢀtoꢀ10ꢀV
V
DD
=20ꢀV,ꢀ
I
D
=20ꢀA,ꢀ
V
GS
=0ꢀtoꢀ10ꢀV
V
DD
=20ꢀV,ꢀ
I
D
=20ꢀA,ꢀ
V
GS
=0ꢀtoꢀ10ꢀV
V
DD
=20ꢀV,ꢀ
I
D
=20ꢀA,ꢀ
V
GS
=0ꢀtoꢀ10ꢀV
V
DD
=20ꢀV,ꢀ
I
D
=20ꢀA,ꢀ
V
GS
=0ꢀtoꢀ10ꢀV
V
DD
=20ꢀV,ꢀ
I
D
=20ꢀA,ꢀ
V
GS
=0ꢀtoꢀ10ꢀV
V
DD
=20ꢀV,ꢀ
I
D
=20ꢀA,ꢀ
V
GS
=0ꢀtoꢀ4.5ꢀV
V
DS
=0.1ꢀV,ꢀ
V
GS
=0ꢀtoꢀ4.5ꢀV
Q
g(th)
Q
gd
2.8
3.2
Q
sw
5.1
Gate charge total
1)
Q
g
25
Gate plateau voltage
Gate charge total
V
plateau
Q
g
2.7
12.3
10.6
28
nC
nC
nC
Gate charge total, sync. FET
Output charge
1)
Q
g(sync)
Q
oss
V
DD
=20ꢀV,ꢀ
V
GS
=0ꢀV
1)
Defined by design. Not subject to production test.
2)
See
″
Gate charge waveforms
″
for parameter definition
Final Data Sheet
4
Rev.ꢀ2.0,ꢀꢀ2018-06-04
OptiMOS
TM
ꢀ6ꢀPower-Transistor,ꢀ40ꢀV
BSZ024N04LS6
Tableꢀ7ꢀꢀꢀꢀꢀReverseꢀdiode
Values
Parameter
Symbol
Unit Noteꢀ/ꢀTestꢀCondition
Min.
Typ.
–
Max.
Diode continuous forward current
Diode pulse current
I
S
–
–
–
–
–
40
160
1
A
T
C
=25ꢀ°C
I
S,pulse
V
SD
t
rr
–
A
T
C
=25ꢀ°C
Diode forward voltage
0.79
19
44
V
V
GS
=0ꢀV,ꢀ
I
F
=20ꢀA,ꢀ
T
j
=25ꢀ°C
V
R
=20ꢀV,ꢀ
I
F
=20ꢀA,ꢀd
i
F
/d
t
=400ꢀA/µs
V
R
=20ꢀV,ꢀ
I
F
=20ꢀA,ꢀd
i
F
/d
t
=400ꢀA/µs
Reverse recovery time
1)
Reverse recovery charge
1)
–
ns
nC
Q
rr
–
1)
Defined by design. Not subject to production test.
Final Data Sheet
5
Rev.ꢀ2.0,ꢀꢀ2018-06-04
OptiMOS
TM
ꢀ6ꢀPower-Transistor,ꢀ40ꢀV
BSZ024N04LS6
4ꢀꢀꢀꢀꢀElectricalꢀcharacteristicsꢀdiagrams
Diagramꢀ1:ꢀPowerꢀdissipation
Diagramꢀ2:ꢀDrainꢀcurrent
80
160
package limit
silicon limit
70
60
50
40
30
20
10
0
140
120
100
80
60
40
20
0
0
25
50
75
100
125
150
175
200
0
25
50
75
100
125
150
175
200
T
C
ꢀ[°C]
T
C
ꢀ[°C]
P
tot
=f(
T
C
)
I
D
=f(
T
C
);ꢀ
V
GS
≥
10ꢀV
Diagramꢀ3:ꢀSafeꢀoperatingꢀarea
Diagramꢀ4:ꢀMax.ꢀtransientꢀthermalꢀimpedance
10
3
10
1
single pulse
0.01
0.02
0.05
0.1
0.2
0.5
1 µs
10
2
10 µs
10 ms
DC
100 µs
10
0
10
-1
10
-2
10
1
1 ms
10
0
10
-1
10
-2
10
-1
10
0
10
1
10
2
10
-5
10
-4
10
-3
10
-2
10
-1
10
0
V
DS
ꢀ[V]
t
p
ꢀ[s]
I
D
=f(
V
DS
);ꢀ
T
C
=25ꢀ°C;ꢀ
D
=0;ꢀparameter:ꢀ
t
p
Z
thJC
=f(
t
p
);ꢀparameter:ꢀ
D
=
t
p
/
T
Final Data Sheet
6
Rev.ꢀ2.0,ꢀꢀ2018-06-04
OptiMOS
TM
ꢀ6ꢀPower-Transistor,ꢀ40ꢀV
BSZ024N04LS6
Diagramꢀ5:ꢀTyp.ꢀoutputꢀcharacteristics
Diagramꢀ6:ꢀTyp.ꢀdrain-sourceꢀonꢀresistance
160
7
3.5 V
3 V
4.5 V
10 V
4 V
140
120
100
80
6
5
4
3
2
1
0
5 V
3.5 V
4 V
3 V
4.5 V
5 V
60
10 V
40
2.8 V
20
0
0.0
0.5
1.0
1.5
2.0
2.5
3.0
0
10
20
30
40
50
60
70
80
V
DS
ꢀ[V]
I
D
ꢀ[A]
I
D
=f(
V
DS
),ꢀ
T
j
=25ꢀ°C;ꢀparameter:ꢀ
V
GS
R
DS(on)
=f(
I
D
),ꢀ
T
j
=25ꢀ°C;ꢀparameter:ꢀ
V
GS
Diagramꢀ7:ꢀTyp.ꢀtransferꢀcharacteristics
Diagramꢀ8:ꢀTyp.ꢀdrain-sourceꢀonꢀresistance
160
7
140
120
100
80
6
5
175 °C
4
3
2
1
0
60
25 °C
40
20
175 °C
25 °C
0
0
1
2
3
4
0
2
4
6
8
10
V
GS
ꢀ[V]
V
GS
ꢀ[V]
I
D
=f(
V
GS
),ꢀ|
V
DS
|>2|
I
D
|
R
DS(on)max
;ꢀparameter:ꢀ
T
j
R
DS(on)
=f(
V
GS
),ꢀ
I
D
=20ꢀA;ꢀparameter:ꢀ
T
j
Final Data Sheet
7
Rev.ꢀ2.0,ꢀꢀ2018-06-04
OptiMOS
TM
ꢀ6ꢀPower-Transistor,ꢀ40ꢀV
BSZ024N04LS6
Diagramꢀ9:ꢀNormalizedꢀdrain-sourceꢀonꢀresistance
Diagramꢀ10:ꢀTyp.ꢀgateꢀthresholdꢀvoltage
2.0
2.4
2.0
1.6
1.2
0.8
0.4
0.0
1.6
1.2
0.8
0.4
0.0
2500 µA
250 µA
-80
-40
0
40
80
120
160
200
-80
-40
0
40
80
120
160
200
T
j
ꢀ[°C]
T
j
ꢀ[°C]
R
DS(on)
=f(
T
j
),ꢀ
I
D
=20ꢀA,ꢀ
V
GS
=10ꢀV
V
GS(th
=f(
T
j
),ꢀ
V
GS
=
V
DS
;ꢀparameter:ꢀ
I
D
Diagramꢀ11:ꢀTyp.ꢀcapacitances
Diagramꢀ12:ꢀForwardꢀcharacteristicsꢀofꢀreverseꢀdiode
10
4
10
3
25 °C
25 °C, max
175 °C
175 °C, max
Ciss
10
3
10
2
10
1
10
2
10
1
10
0
Coss
Crss
0
5
10
15
20
25
30
35
40
0.00
0.25
0.50
0.75
1.00
1.25
1.50
V
DS
ꢀ[V]
V
SD
ꢀ[V]
C
=f(
V
DS
);ꢀ
V
GS
=0ꢀV;ꢀ
f
=1ꢀMHz
I
F
=f(
V
SD
);ꢀparameter:ꢀ
T
j
Final Data Sheet
8
Rev.ꢀ2.0,ꢀꢀ2018-06-04
OptiMOS
TM
ꢀ6ꢀPower-Transistor,ꢀ40ꢀV
BSZ024N04LS6
Diagramꢀ13:ꢀAvalancheꢀcharacteristics
Diagramꢀ14:ꢀTyp.ꢀgateꢀcharge
10
2
10
8 V
20 V
32 V
8
6
4
2
0
10
1
25 °C
100 °C
10
0
150 °C
10
-1
10
0
10
1
10
2
10
3
0
4
8
12
16
20
24
28
t
AV
ꢀ[µs]
Q
gate
ꢀ[nC]
I
AS
=f(
t
AV
);ꢀ
R
GS
=25ꢀ
Ω
;ꢀparameter:ꢀ
T
j,start
V
GS
=f(
Q
gate
),ꢀ
I
D
=20ꢀAꢀpulsed,ꢀ
T
j
=25ꢀ°C;ꢀparameter:ꢀ
V
DD
Diagramꢀ15:ꢀDrain-sourceꢀbreakdownꢀvoltage
Diagram Gate charge waveforms
44
43
42
41
40
39
38
-80
-40
0
40
80
120
160
200
T
j
ꢀ[°C]
V
BR(DSS)
=f(
T
j
);ꢀ
I
D
=1ꢀmA
Final Data Sheet
9
Rev.ꢀ2.0,ꢀꢀ2018-06-04
OptiMOS
TM
ꢀ6ꢀPower-Transistor,ꢀ40ꢀV
BSZ024N04LS6
5ꢀꢀꢀꢀꢀPackageꢀOutlines
Figureꢀ1ꢀꢀꢀꢀꢀOutlineꢀPG-TSDSON-8ꢀFL,ꢀdimensionsꢀinꢀmm/inches
Final Data Sheet
10
Rev.ꢀ2.0,ꢀꢀ2018-06-04
OptiMOS
TM
ꢀ6ꢀPower-Transistor,ꢀ40ꢀV
BSZ024N04LS6
RevisionꢀHistory
BSZ024N04LS6
Revision:ꢀ2018-06-04,ꢀRev.ꢀ2.0
Previous Revision
Revision Date
Subjects (major changes since last revision)
Release of final version
2.0
2018-06-04
Trademarks
Allꢀreferencedꢀproductꢀorꢀserviceꢀnamesꢀandꢀtrademarksꢀareꢀtheꢀpropertyꢀofꢀtheirꢀrespectiveꢀowners.
WeꢀListenꢀtoꢀYourꢀComments
Anyꢀinformationꢀwithinꢀthisꢀdocumentꢀthatꢀyouꢀfeelꢀisꢀwrong,ꢀunclearꢀorꢀmissingꢀatꢀall?ꢀYourꢀfeedbackꢀwillꢀhelpꢀusꢀtoꢀcontinuously
improveꢀtheꢀqualityꢀofꢀthisꢀdocument.ꢀPleaseꢀsendꢀyourꢀproposalꢀ(includingꢀaꢀreferenceꢀtoꢀthisꢀdocument)ꢀto:
Publishedꢀby
InfineonꢀTechnologiesꢀAG
81726ꢀMünchen,ꢀGermany
©ꢀ2018ꢀInfineonꢀTechnologiesꢀAG
AllꢀRightsꢀReserved.
LegalꢀDisclaimer
Theꢀinformationꢀgivenꢀinꢀthisꢀdocumentꢀshallꢀinꢀnoꢀeventꢀbeꢀregardedꢀasꢀaꢀguaranteeꢀofꢀconditionsꢀorꢀcharacteristicsꢀ
(“Beschaffenheitsgarantie”)ꢀ.
Withꢀrespectꢀtoꢀanyꢀexamples,ꢀhintsꢀorꢀanyꢀtypicalꢀvaluesꢀstatedꢀhereinꢀand/orꢀanyꢀinformationꢀregardingꢀtheꢀapplicationꢀofꢀthe
product,ꢀInfineonꢀTechnologiesꢀherebyꢀdisclaimsꢀanyꢀandꢀallꢀwarrantiesꢀandꢀliabilitiesꢀofꢀanyꢀkind,ꢀincludingꢀwithoutꢀlimitation
warrantiesꢀofꢀnon-infringementꢀofꢀintellectualꢀpropertyꢀrightsꢀofꢀanyꢀthirdꢀparty.
Inꢀaddition,ꢀanyꢀinformationꢀgivenꢀinꢀthisꢀdocumentꢀisꢀsubjectꢀtoꢀcustomer’sꢀcomplianceꢀwithꢀitsꢀobligationsꢀstatedꢀinꢀthis
documentꢀandꢀanyꢀapplicableꢀlegalꢀrequirements,ꢀnormsꢀandꢀstandardsꢀconcerningꢀcustomer’sꢀproductsꢀandꢀanyꢀuseꢀofꢀthe
productꢀofꢀInfineonꢀTechnologiesꢀinꢀcustomer’sꢀapplications.
Theꢀdataꢀcontainedꢀinꢀthisꢀdocumentꢀisꢀexclusivelyꢀintendedꢀforꢀtechnicallyꢀtrainedꢀstaff.ꢀItꢀisꢀtheꢀresponsibilityꢀofꢀcustomer’s
technicalꢀdepartmentsꢀtoꢀevaluateꢀtheꢀsuitabilityꢀofꢀtheꢀproductꢀforꢀtheꢀintendedꢀapplicationꢀandꢀtheꢀcompletenessꢀofꢀtheꢀproduct
informationꢀgivenꢀinꢀthisꢀdocumentꢀwithꢀrespectꢀtoꢀsuchꢀapplication.
Information
Forꢀfurtherꢀinformationꢀonꢀtechnology,ꢀdeliveryꢀtermsꢀandꢀconditionsꢀandꢀpricesꢀpleaseꢀcontactꢀyourꢀnearestꢀInfineon
Warnings
Dueꢀtoꢀtechnicalꢀrequirements,ꢀcomponentsꢀmayꢀcontainꢀdangerousꢀsubstances.ꢀForꢀinformationꢀonꢀtheꢀtypesꢀinꢀquestion,
pleaseꢀcontactꢀtheꢀnearestꢀInfineonꢀTechnologiesꢀOffice.
TheꢀInfineonꢀTechnologiesꢀcomponentꢀdescribedꢀinꢀthisꢀDataꢀSheetꢀmayꢀbeꢀusedꢀinꢀlife-supportꢀdevicesꢀorꢀsystemsꢀand/or
automotive,ꢀaviationꢀandꢀaerospaceꢀapplicationsꢀorꢀsystemsꢀonlyꢀwithꢀtheꢀexpressꢀwrittenꢀapprovalꢀofꢀInfineonꢀTechnologies,ꢀifꢀa
failureꢀofꢀsuchꢀcomponentsꢀcanꢀreasonablyꢀbeꢀexpectedꢀtoꢀcauseꢀtheꢀfailureꢀofꢀthatꢀlife-support,ꢀautomotive,ꢀaviationꢀand
aerospaceꢀdeviceꢀorꢀsystemꢀorꢀtoꢀaffectꢀtheꢀsafetyꢀorꢀeffectivenessꢀofꢀthatꢀdeviceꢀorꢀsystem.ꢀLifeꢀsupportꢀdevicesꢀorꢀsystemsꢀare
intendedꢀtoꢀbeꢀimplantedꢀinꢀtheꢀhumanꢀbodyꢀorꢀtoꢀsupportꢀand/orꢀmaintainꢀandꢀsustainꢀand/orꢀprotectꢀhumanꢀlife.ꢀIfꢀtheyꢀfail,ꢀitꢀis
reasonableꢀtoꢀassumeꢀthatꢀtheꢀhealthꢀofꢀtheꢀuserꢀorꢀotherꢀpersonsꢀmayꢀbeꢀendangered.
Final Data Sheet
11
Rev.ꢀ2.0,ꢀꢀ2018-06-04
