Infineon-Technologies-IPSA70R450P7S

Part #Infineon-Technologies-IPSA70R450P7S
Download 
Infineon-Technologies-IPSA70R450P7S
IPSA70R450P7S  
MOSFET  
IPAK-shortꢀleadꢀwithꢀISO-Standoff  
700VꢀCoolMOSªꢀP7ꢀPowerꢀTransistor  
CoolMOS™ꢀisꢀaꢀrevolutionaryꢀtechnologyꢀforꢀhighꢀvoltageꢀpower  
MOSFETs,ꢀdesignedꢀaccordingꢀtoꢀtheꢀsuperjunctionꢀ(SJ)ꢀprincipleꢀand  
pioneeredꢀbyꢀInfineonꢀTechnologies.  
TheꢀlatestꢀCoolMOS™ꢀP7ꢀisꢀanꢀoptimizedꢀplatformꢀtailoredꢀtoꢀtargetꢀcost  
sensitiveꢀapplicationsꢀinꢀconsumerꢀmarketsꢀsuchꢀasꢀcharger,ꢀadapter,  
lighting,ꢀTV,ꢀetc.  
TheꢀnewꢀseriesꢀprovidesꢀallꢀtheꢀbenefitsꢀofꢀaꢀfastꢀswitchingꢀSuperjunction  
MOSFET,ꢀcombinedꢀwithꢀanꢀexcellentꢀprice/performanceꢀratioꢀandꢀstateꢀof  
theꢀartꢀease-of-useꢀlevel.ꢀTheꢀtechnologyꢀmeetsꢀhighestꢀefficiency  
standardsꢀandꢀsupportsꢀhighꢀpowerꢀdensity,ꢀenablingꢀcustomersꢀgoing  
towardsꢀveryꢀslimꢀdesigns.  
Drain  
Pin 2, Tab  
Features  
•ꢀExtremelyꢀlowꢀlossesꢀdueꢀtoꢀveryꢀlowꢀFOMꢀR

DS(on)

*Q

g

ꢀandꢀR

DS(on)

*E

oss  

•ꢀExcellentꢀthermalꢀbehavior  
•ꢀIntegratedꢀESDꢀprotectionꢀdiode  
Gate  
Pin 1  
•ꢀLowꢀswitchingꢀlossesꢀ(E

oss  

•ꢀProductꢀvalidationꢀacc.ꢀJEDECꢀStandard  
)
Source  
Pin 3  
Benefits  
•ꢀCostꢀcompetitiveꢀtechnology  
•ꢀLowerꢀtemperature  
•ꢀHighꢀESDꢀruggedness  
•ꢀEnablesꢀefficiencyꢀgainsꢀatꢀhigherꢀswitchingꢀfrequencies  
•ꢀEnablesꢀhighꢀpowerꢀdensityꢀdesignsꢀandꢀsmallꢀformꢀfactors  
Potentialꢀapplications  
RecommendedꢀforꢀFlybackꢀtopologiesꢀforꢀexampleꢀusedꢀinꢀChargers,  
Adapters,ꢀLightingꢀApplications,ꢀetc.  
Pleaseꢀnote:ꢀForꢀMOSFETꢀparallelingꢀtheꢀuseꢀofꢀferriteꢀbeadsꢀonꢀtheꢀgate  
orꢀseperateꢀtotemꢀpolesꢀisꢀgenerallyꢀrecommended.  
Tableꢀ1ꢀꢀꢀꢀꢀKeyꢀPerformanceꢀParameters  
Parameter  
V

DS

@ T

j=25°C  

R

DS(on),max  

Value  
700  
0.45  
13.1  
26  
Unit  
V
Ω
Q

g,typ  

nC  
A
I

D,pulse  

E

oss

@ 400V  
V

(GS)th,typ  

1.4  
3
µJ  
V
ESD class (HBM)  
2
Typeꢀ/ꢀOrderingꢀCode  
Package  
Marking  
RelatedꢀLinks  
IPSA70R450P7S  
PG-TO 251  
70S450P7  
see Appendix A  
Final Data Sheet  
1
Rev.ꢀ2.1,ꢀꢀ2018-02-12  

700VꢀCoolMOSªꢀP7ꢀPowerꢀTransistor  
IPSA70R450P7S  
TableꢀofꢀContents  
Description .
 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1  
Maximum ratings
 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
 
3  
Thermal characteristics
 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3  
Electrical characteristics
 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
 
4  
Electrical characteristics diagrams
 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
 
6  
Test Circuits
 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
 
10  
Package Outlines
 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
 
11  
Appendix A
 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
 
12  
Revision History
 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
 
13  
Trademarks .
 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
 
13  
Disclaimer .
 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
 
13  
Final Data Sheet  
2
Rev.ꢀ2.1,ꢀꢀ2018-02-12  

700VꢀCoolMOSªꢀP7ꢀPowerꢀTransistor  
IPSA70R450P7S  
1ꢀꢀꢀꢀꢀMaximumꢀratings  
atꢀ
T

j

ꢀ=ꢀ25°C,ꢀunlessꢀotherwiseꢀspecified  
Tableꢀ2ꢀꢀꢀꢀꢀMaximumꢀratings  
Values  
Typ.  
Parameter  
Symbol  
Unit Noteꢀ/ꢀTestꢀCondition  
Min.  
Max.  
–
–
–
–
10.0  
6.5  
T

C

= 20°C  
A
Continuous drain current

1)  

Pulsed drain current

2)  

I

D  

T

C

= 100°C  
I

D,pulse  

I

AS  

–
–
–
–
–
–
25.9  
3.5  
A
A
T

C

=25°C  
Application (Flyback) relevant  
avalanche current, single pulse

3)  

measured with standard leakage  
inductance of transformer of 7
µ
H  
MOSFET dv/dt ruggedness  
Gate source voltage  
dv/dt  
V

GS  

100  
V/ns
V

DS

ꢀ=0…400V  
-16  
-30  
–
–
16  
30  
static;  
V
AC (f>1 Hz)  
Power dissipation  
P

tot  

–
–
–
–
–
–
–
–
50.0  
150  
7.0  
25.9  
1
W
°C  
A
T

C

=25°C  
–
Operating and storage temperature  
Continuous diode forward current  
Diode pulse current

2)  

Reverse diode dv/dt

4)  

Maximum diode commutation speed

4)

di

f

/dt  
T

j

,ꢀ
T

stg  

I

S  

-40  
–
–
–
–
–
T

C

=25°C  
T

C

= 25°C  
I

S,pulse  

A
dv/dt  
V/ns
V

DS

ꢀ=0…400V,ꢀ
I

SD

<=
I

S

,ꢀ
T

j

=25°C  
A/
µ
s
V

DS

ꢀ=0…400V,ꢀ
I

SD

<=
I

S

,ꢀ
T

j

=25°C  
50  
Insulation withstand voltage
 
V

ISO  

n.a.  
V
V

rms

, T

C

=25°C, t=1min  
2ꢀꢀꢀꢀꢀThermalꢀcharacteristics  
Tableꢀ3ꢀꢀꢀꢀꢀThermalꢀcharacteristics  
Values  
Parameter  
Symbol  
Unit Noteꢀ/ꢀTestꢀCondition  
Min.  
Typ.  
Max.  
2.5  
Thermal resistance, junction  
R

thJC  

–
–
–
–
°C/W –  
Thermal resistance, junction
 
– ambient
 
R

thJA  

62  
°C/W leaded  
Thermal resistance, junction
 
– ambient  
for SMD version  
R

thJA  

–
–
–
–
–
°C/W n.a.  
Soldering temperature, wavesoldering  
only allowed at leads  
T

sold  

260  
°C  
1.6 mm (0.063 in.) from case for 10s  

1)

Limited by T

j max

. T

j

= 20°C. Maximum duty cycle D=0.5  

2)

Pulse width t

p

limited by T

j,max  

3)

Proven during verification test. For explanation please read AN – CoolMOS

TM

700V P7.  

4)

ꢀ
V

DClink

=400V;ꢀ
V

DS,peak

<
V

(BR)DSS

;ꢀidenticalꢀlowꢀsideꢀandꢀhighꢀsideꢀswitchꢀwithꢀidenticalꢀ
R

G  

Final Data Sheet  
3
Rev.ꢀ2.1,ꢀꢀ2018-02-12  

700VꢀCoolMOSªꢀP7ꢀPowerꢀTransistor  
IPSA70R450P7S  
3ꢀꢀꢀꢀꢀElectricalꢀcharacteristics  
Tableꢀ4ꢀꢀꢀꢀꢀStaticꢀcharacteristics  
Values  
Parameter  
Symbol  
Unit Noteꢀ/ꢀTestꢀCondition  
Min.  
700  
Typ.  
Max.  
–
Drain-source breakdown voltage  
Gate threshold voltage  
V

(BR)DSS  

V

(GS)th  

–
V
V
V

GS

=0V,ꢀ
I

D

=1mA  
2.50  
3
3.50  
V

DS

=
V

GS

,ꢀ
I

D

=0.12mA  
–
–
–
10  
1
–
V

DS

=700V,ꢀ
V

GS

=0V,ꢀ
T

j

=25°C  
V

DS

=700V,ꢀ
V

GS

=0V,ꢀ
T

j

=150°C  
Zero gate voltage drain current  
I

DSS  

µ
A  
µ
A  
Gate-source leakage current incl. Zener  
diode  
I

GSS  

R

DS(on)  

R

G  

–
–
1
V

GS

=20V,ꢀ
V

DS

=0V  
–
–
0.37  
0.84  
0.45  
–
V

GS

=10V,ꢀ
I

D

=2.3A,ꢀ
T

j

=25°C  
V

GS

=10V,ꢀ
I

D

=2.3A,ꢀ
T

j

=150°C  
Drain-source on-state resistance  
Gate resistance  
Ω
Ω
–
10  
–
f
=1ꢀMHz,ꢀopenꢀdrain  
Tableꢀ5ꢀꢀꢀꢀꢀDynamicꢀcharacteristics  
Values  
Typ.  
424  
Parameter  
Symbol  
Unit Noteꢀ/ꢀTestꢀCondition  
Min.  
Max.  
Input capacitance  
Output capacitance  
C

iss  

–
–
–
–
pF  
pF  
V

GS

=0V,ꢀ
V

DS

=400V,ꢀ
f
=250kHz  
V

GS

=0V,ꢀ
V

DS

=400V,ꢀ
f
=250kHz  
C

oss  

8
Effective output capacitance, energy  
related

1)  

C

o(er)  

C

o(tr)  

t

d(on)  

t

r  

–
–
–
–
–
–
21  
–
–
–
–
–
–
pF  
pF  
ns  
ns  
ns  
ns  
V

GS

=0V,ꢀ
V

DS

=0…400V  
Effective output capacitance, time  
related

2)  

251  
16  
I

D

=constant,ꢀ
V

GS

=0V,ꢀ
V

DS

=0…400V  
V

DD

=400V,ꢀ
V

GS

=13V,ꢀ
I

D

=1.7A,  
R

G

=5.3
Ω  
Turn-on delay time  
Rise time  
V

DD

=400V,ꢀ
V

GS

=13V,ꢀ
I

D

=1.7A,  
R

G

=5.3
Ω  
6.5  
70  
V

DD

=400V,ꢀ
V

GS

=13V,ꢀ
I

D

=1.7A,  
R

G

=5.3
Ω  
Turn-off delay time  
Fall time  
t

d(off)  

t

f  

V

DD

=400V,ꢀ
V

GS

=13V,ꢀ
I

D

=1.7A,  
R

G

=5.3
Ω  
20  
Tableꢀ6ꢀꢀꢀꢀꢀGateꢀchargeꢀcharacteristics  
Values  
Typ.  
1.9  
Parameter  
Symbol  
Unit Noteꢀ/ꢀTestꢀCondition  
Min.  
Max.  
Gate to source charge  
Gate to drain charge  
Gate charge total  
Q

gs  

–
–
–
–
–
–
–
–
nC  
nC  
nC  
V
V

DD

=400V,ꢀ
I

D

=1.7A,ꢀ
V

GS

=0ꢀtoꢀ10V  
V

DD

=400V,ꢀ
I

D

=1.7A,ꢀ
V

GS

=0ꢀtoꢀ10V  
V

DD

=400V,ꢀ
I

D

=1.7A,ꢀ
V

GS

=0ꢀtoꢀ10V  
V

DD

=400V,ꢀ
I

D

=1.7A,ꢀ
V

GS

=0ꢀtoꢀ10V  
Q

gd  

5.0  
Q

g  

13.1  
4.4  
Gate plateau voltage  
V

plateau  

1)

ꢀ
C

o(er)

ꢀisꢀaꢀfixedꢀcapacitanceꢀthatꢀgivesꢀtheꢀsameꢀstoredꢀenergyꢀasꢀ
C

oss

ꢀwhileꢀ
V

DS

ꢀisꢀrisingꢀfromꢀ0ꢀtoꢀ400V  

2)

ꢀ
C

o(tr)

ꢀisꢀaꢀfixedꢀcapacitanceꢀthatꢀgivesꢀtheꢀsameꢀchargingꢀtimeꢀasꢀ
C

oss

ꢀwhileꢀ
V

DS

ꢀisꢀrisingꢀfromꢀ0ꢀtoꢀ400V  
Final Data Sheet  
4
Rev.ꢀ2.1,ꢀꢀ2018-02-12  

700VꢀCoolMOSªꢀP7ꢀPowerꢀTransistor  
IPSA70R450P7S  
Tableꢀ7ꢀꢀꢀꢀꢀReverseꢀdiodeꢀcharacteristics  
Values  
Typ.  
0.9  
Parameter  
Symbol  
Unit Noteꢀ/ꢀTestꢀCondition  
Min.  
Max.  
Diode forward voltage  
V

SD  

t

rr  

–
–
–
–
–
–
–
–
V
V

GS

=0V,ꢀ
I

F

=2.6A,ꢀ
T

j

=25°C  
Reverse recovery time  
200  
0.7  
ns  
µC  
A
V

R

=400V,ꢀ
I

F

=1.7A,ꢀd
i

F

/d
t
=50A/µs  
V

R

=400V,ꢀ
I

F

=1.7A,ꢀd
i

F

/d
t
=50A/µs  
V

R

=400V,ꢀ
I

F

=1.7A,ꢀd
i

F

/d
t
=50A/µs  
Reverse recovery charge  
Peak reverse recovery current  
Q

rr  

I

rrm  

8
Final Data Sheet  
5
Rev.ꢀ2.1,ꢀꢀ2018-02-12  

700VꢀCoolMOSªꢀP7ꢀPowerꢀTransistor  
IPSA70R450P7S  
4ꢀꢀꢀꢀꢀElectricalꢀcharacteristicsꢀdiagrams  
Diagramꢀ1:ꢀPowerꢀdissipation  
Diagramꢀ2:ꢀSafeꢀoperatingꢀarea  
60  
10

2  

10 µs  
100 µs  
1 ms  
10 ms  
1 µs  
50  
40  
30  
20  
10  
0
10

1  

10

0  

DC  
10

-1  

10

-2  

10

-3  

0
25  
50  
75  
100  
125  
150  
10

0  

10

1  

10

2  

10

3  

T

C

ꢀ[°C]  
V

DS

ꢀ[V]  
P

tot

=f(
T

C

)  
I

D

=f(
V

DS

);ꢀ
T

C

=25ꢀ°C;ꢀ
D
=0;ꢀparameter:ꢀ
t

p  

Diagramꢀ3:ꢀSafeꢀoperatingꢀarea  
Diagramꢀ4:ꢀMax.ꢀtransientꢀthermalꢀimpedance  
10

2  

10

1  

10 µs  
100 µs  
1 ms  
1 µs  
10

1  

10 ms  
DC  
10

0  

0.5  
10

0  

0.2  
10

-1  

10

-2  

10

-3  

0.1  
0.02  
0.05  
0.01  
single pulse  
10

-1  

10

0  

10

1  

10

2  

10

3  

10

-5  

10

-4  

10

-3  

10

-2  

10

-1  

V

DS

ꢀ[V]  
t

p

ꢀ[s]  
I

D

=f(
V

DS

);ꢀ
T

C

=80ꢀ°C;ꢀ
D
=0;ꢀparameter:ꢀ
t

p  

Z

thJC

ꢀ=f(
t

P

);ꢀparameter:ꢀ
D=t

p

/
T  
Final Data Sheet  
6
Rev.ꢀ2.1,ꢀꢀ2018-02-12  

700VꢀCoolMOSªꢀP7ꢀPowerꢀTransistor  
IPSA70R450P7S  
Diagramꢀ5:ꢀTyp.ꢀoutputꢀcharacteristics  
Diagramꢀ6:ꢀTyp.ꢀoutputꢀcharacteristics  
30  
20  
20 V  
7 V  
6 V  
20 V  
10 V
 
8 V  
7 V  
10 V
 
8 V  
25  
20  
15  
10  
5
15  
10  
5
5.5 V  
6 V  
5 V  
5.5 V  
5 V  
4.5 V  
4.5 V  
0
0
0
5
10  
15  
20  
0
5
10  
15  
20  
V

DS

ꢀ[V]  
V

DS

ꢀ[V]  
I

D

=f(
V

DS

);ꢀ
T

j

=25ꢀ°C;ꢀparameter:ꢀ
V

GS  

I

D

=f(
V

DS

);ꢀ
T

j

=125ꢀ°C;ꢀparameter:ꢀ
V

GS  

Diagramꢀ7:ꢀTyp.ꢀdrain-sourceꢀon-stateꢀresistance  
Diagramꢀ8:ꢀDrain-sourceꢀon-stateꢀresistance  
2.00  
1.2  
5 V  
6 V  
5.5 V  
1.1  
1.0  
0.9  
0.8  
0.7  
0.6  
1.80  
1.60  
1.40  
1.20  
1.00  
0.80  
0.60  
0.40  
0.20  
0.00  
6.5 V  
7 V  
10 V  
98%  
0.5  
0.4  
typ  
0.3  
0.2  
0.1  
0.0  
0
10  
20  
30  
-50  
-25  
0
25  
50  
75  
100  
125  
150  
I

D

ꢀ[A]  
T

j

ꢀ[°C]  
R

DS(on)

=f(
I

D

);ꢀ
T

j

=125ꢀ°C;ꢀparameter:ꢀ
V

GS  

R

DS(on)

=f(
T

j

);ꢀ
I

D

=2.3ꢀA;ꢀ
V

GS

=10ꢀV  
Final Data Sheet  
7
Rev.ꢀ2.1,ꢀꢀ2018-02-12  

700VꢀCoolMOSªꢀP7ꢀPowerꢀTransistor  
IPSA70R450P7S  
Diagramꢀ9:ꢀTyp.ꢀtransferꢀcharacteristics  
Diagramꢀ10:ꢀTyp.ꢀgateꢀcharge  
30  
10  
9
8
7
25 °C  
25  
20  
15  
10  
5
6
120 V  
400 V  
5
4
3
2
1
0
150 °C  
0
0
2
4
6
8
10  
12  
0
5
10  
15  
V

GS

ꢀ[V]  
Q

gate

ꢀ[nC]  
I

D

=f(
V

GS

);ꢀ
V

DS

=20V;ꢀparameter:ꢀ
T

j  

V

GS

=f(
Q

gate

);ꢀ
I

D

=1.7ꢀAꢀpulsed;ꢀparameter:ꢀ
V

DD  

Diagramꢀ11:ꢀForwardꢀcharacteristicsꢀofꢀreverseꢀdiode  
Diagramꢀ13:ꢀDrain-sourceꢀbreakdownꢀvoltage  
10

2  

840  
25 °C  
125 °C  
820  
800  
780  
760  
740  
720  
700  
680  
660  
640  
620  
600  
10

1  

10

0  

10

-1  

0.0  
0.5  
1.0  
1.5  
2.0  
-75 -50 -25  
0
25  
50  
75 100
 
125 150 175  
V

SD

ꢀ[V]  
T

j

ꢀ[°C]  
I

F

=f(
V

SD

);ꢀparameter:ꢀ
T

j  

V

BR(DSS)

=f(
T

j

);ꢀ
I

D

=1ꢀmA  
Final Data Sheet  
8
Rev.ꢀ2.1,ꢀꢀ2018-02-12  

700VꢀCoolMOSªꢀP7ꢀPowerꢀTransistor  
IPSA70R450P7S  
Diagramꢀ14:ꢀTyp.ꢀcapacitances  
Diagramꢀ15:ꢀTyp.ꢀCossꢀstoredꢀenergy  
10

4  

4.0  
3.5  
3.0  
2.5  
2.0  
1.5  
1.0  
0.5  
0.0  
10

3  

Ciss  
10

2  

Coss  
10

1  

Crss  
10

0  

10

-1  

0
100  
200  
300  
400  
500  
0
100  
200  
300  
400  
500  
600  
700  
800  
V

DS

ꢀ[V]  
V

DS

ꢀ[V]  
C
=f(
V

DS

);ꢀ
V

GS

=0ꢀV;ꢀ
f
=250ꢀkHz  
E

oss

=
f
(V

DS

)  
Final Data Sheet  
9
Rev.ꢀ2.1,ꢀꢀ2018-02-12  

700VꢀCoolMOSªꢀP7ꢀPowerꢀTransistor  
IPSA70R450P7S  
5ꢀꢀꢀꢀꢀTestꢀCircuits  
Tableꢀ8ꢀꢀꢀꢀꢀDiodeꢀcharacteristics  
Test circuit for diode characteristics  
Diode recovery waveform  
R

g

1  
V

DS  

R

g

2  
I

F  

R

g

1 = R

g

2  
Tableꢀ9ꢀꢀꢀꢀꢀSwitchingꢀtimes  
Switching times test circuit for inductive load  
Switching times waveform  
V

DS  

90%  
10%  
V

DS  

V

GS  

V

GS  

t

d(off)  

t

f  

t

d(on)  

t

on  

t

r  

t

off  

Tableꢀ10ꢀꢀꢀꢀꢀUnclampedꢀinductiveꢀload  
Unclamped inductive load test circuit  
Unclamped inductive waveform  
V

(BR)DS  

I

D  

V

DS  

V

DS  

V

DS  

I

D  

Final Data Sheet  
10  
Rev.ꢀ2.1,ꢀꢀ2018-02-12  

700VꢀCoolMOSªꢀP7ꢀPowerꢀTransistor  
IPSA70R450P7S  
6ꢀꢀꢀꢀꢀPackageꢀOutlines  
Figureꢀ1ꢀꢀꢀꢀꢀOutlineꢀPG-TOꢀ251,ꢀdimensionsꢀinꢀmm/inches  
Final Data Sheet  
11  
Rev.ꢀ2.1,ꢀꢀ2018-02-12  

700VꢀCoolMOSªꢀP7ꢀPowerꢀTransistor  
IPSA70R450P7S  
7ꢀꢀꢀꢀꢀAppendixꢀA  
Tableꢀ11ꢀꢀꢀꢀꢀRelatedꢀLinks  
•
IFXꢀCoolMOSªꢀP7ꢀWebpage:

•
IFXꢀDesignꢀtools:

Final Data Sheet  
12  
Rev.ꢀ2.1,ꢀꢀ2018-02-12  

700VꢀCoolMOSªꢀP7ꢀPowerꢀTransistor  
IPSA70R450P7S  
RevisionꢀHistory  
IPSA70R450P7S  
Revision:ꢀ2018-02-12,ꢀRev.ꢀ2.1  
Previous Revision  
Revision Date  
Subjects (major changes since last revision)  
2.0  
2.1  
Release of final version  
Corrected front page text  
2017-09-19  
2018-02-12  
TrademarksꢀofꢀInfineonꢀTechnologiesꢀAG  
AURIX™,ꢀC166™,ꢀCanPAK™,ꢀCIPOS™,ꢀCoolGaN™,ꢀCoolMOS™,ꢀCoolSET™,ꢀCoolSiC™,ꢀCORECONTROL™,ꢀCROSSAVE™,ꢀDAVE™,ꢀDI-POL™,ꢀDrBlade™,  
EasyPIM™,ꢀEconoBRIDGE™,ꢀEconoDUAL™,ꢀEconoPACK™,ꢀEconoPIM™,ꢀEiceDRIVER™,ꢀeupec™,ꢀFCOS™,ꢀHITFET™,ꢀHybridPACK™,ꢀInfineon™,  
ISOFACE™,ꢀIsoPACK™,ꢀi-Wafer™,ꢀMIPAQ™,ꢀModSTACK™,ꢀmy-d™,ꢀNovalithIC™,ꢀOmniTune™,ꢀOPTIGA™,ꢀOptiMOS™,ꢀORIGA™,ꢀPOWERCODE™,  
PRIMARION™,ꢀPrimePACK™,ꢀPrimeSTACK™,ꢀPROFET™,ꢀPRO-SIL™,ꢀRASIC™,ꢀREAL3™,ꢀReverSave™,ꢀSatRIC™,ꢀSIEGET™,ꢀSIPMOS™,ꢀSmartLEWIS™,  
SOLIDꢀFLASH™,ꢀSPOC™,ꢀTEMPFET™,ꢀthinQꢁ™,ꢀTRENCHSTOP™,ꢀTriCore™.  
TrademarksꢀupdatedꢀAugustꢀ2015  
OtherꢀTrademarks  
Allꢀreferencedꢀproductꢀorꢀserviceꢀnamesꢀandꢀtrademarksꢀareꢀtheꢀpropertyꢀofꢀtheirꢀrespectiveꢀowners.  
WeꢀListenꢀtoꢀYourꢀComments  
Anyꢀinformationꢀwithinꢀthisꢀdocumentꢀthatꢀyouꢀfeelꢀisꢀwrong,ꢀunclearꢀorꢀmissingꢀatꢀall?ꢀYourꢀfeedbackꢀwillꢀhelpꢀusꢀtoꢀcontinuously  
improveꢀtheꢀqualityꢀofꢀthisꢀdocument.ꢀPleaseꢀsendꢀyourꢀproposalꢀ(includingꢀaꢀreferenceꢀtoꢀthisꢀdocument)ꢀto:  
Publishedꢀby  
InfineonꢀTechnologiesꢀAG  
81726ꢀMünchen,ꢀGermany  
©ꢀ2018ꢀInfineonꢀTechnologiesꢀAG  
AllꢀRightsꢀReserved.  
LegalꢀDisclaimer  
Theꢀinformationꢀgivenꢀinꢀthisꢀdocumentꢀshallꢀinꢀnoꢀeventꢀbeꢀregardedꢀasꢀaꢀguaranteeꢀofꢀconditionsꢀorꢀcharacteristicsꢀ  
(“Beschaffenheitsgarantie”)ꢀ.  
Withꢀrespectꢀtoꢀanyꢀexamples,ꢀhintsꢀorꢀanyꢀtypicalꢀvaluesꢀstatedꢀhereinꢀand/orꢀanyꢀinformationꢀregardingꢀtheꢀapplicationꢀofꢀthe  
product,ꢀInfineonꢀTechnologiesꢀherebyꢀdisclaimsꢀanyꢀandꢀallꢀwarrantiesꢀandꢀliabilitiesꢀofꢀanyꢀkind,ꢀincludingꢀwithoutꢀlimitation  
warrantiesꢀofꢀnon-infringementꢀofꢀintellectualꢀpropertyꢀrightsꢀofꢀanyꢀthirdꢀparty.  
Inꢀaddition,ꢀanyꢀinformationꢀgivenꢀinꢀthisꢀdocumentꢀisꢀsubjectꢀtoꢀcustomer’sꢀcomplianceꢀwithꢀitsꢀobligationsꢀstatedꢀinꢀthis  
documentꢀandꢀanyꢀapplicableꢀlegalꢀrequirements,ꢀnormsꢀandꢀstandardsꢀconcerningꢀcustomer’sꢀproductsꢀandꢀanyꢀuseꢀofꢀthe  
productꢀofꢀInfineonꢀTechnologiesꢀinꢀcustomer’sꢀapplications.  
Theꢀdataꢀcontainedꢀinꢀthisꢀdocumentꢀisꢀexclusivelyꢀintendedꢀforꢀtechnicallyꢀtrainedꢀstaff.ꢀItꢀisꢀtheꢀresponsibilityꢀofꢀcustomer’s  
technicalꢀdepartmentsꢀtoꢀevaluateꢀtheꢀsuitabilityꢀofꢀtheꢀproductꢀforꢀtheꢀintendedꢀapplicationꢀandꢀtheꢀcompletenessꢀofꢀtheꢀproduct  
informationꢀgivenꢀinꢀthisꢀdocumentꢀwithꢀrespectꢀtoꢀsuchꢀapplication.  
Information  
Forꢀfurtherꢀinformationꢀonꢀtechnology,ꢀdeliveryꢀtermsꢀandꢀconditionsꢀandꢀpricesꢀpleaseꢀcontactꢀyourꢀnearestꢀInfineon  
TechnologiesꢀOfficeꢀ(

).  
Warnings  
Dueꢀtoꢀtechnicalꢀrequirements,ꢀcomponentsꢀmayꢀcontainꢀdangerousꢀsubstances.ꢀForꢀinformationꢀonꢀtheꢀtypesꢀinꢀquestion,  
pleaseꢀcontactꢀtheꢀnearestꢀInfineonꢀTechnologiesꢀOffice.  
TheꢀInfineonꢀTechnologiesꢀcomponentꢀdescribedꢀinꢀthisꢀDataꢀSheetꢀmayꢀbeꢀusedꢀinꢀlife-supportꢀdevicesꢀorꢀsystemsꢀand/or  
automotive,ꢀaviationꢀandꢀaerospaceꢀapplicationsꢀorꢀsystemsꢀonlyꢀwithꢀtheꢀexpressꢀwrittenꢀapprovalꢀofꢀInfineonꢀTechnologies,ꢀifꢀa  
failureꢀofꢀsuchꢀcomponentsꢀcanꢀreasonablyꢀbeꢀexpectedꢀtoꢀcauseꢀtheꢀfailureꢀofꢀthatꢀlife-support,ꢀautomotive,ꢀaviationꢀand  
aerospaceꢀdeviceꢀorꢀsystemꢀorꢀtoꢀaffectꢀtheꢀsafetyꢀorꢀeffectivenessꢀofꢀthatꢀdeviceꢀorꢀsystem.ꢀLifeꢀsupportꢀdevicesꢀorꢀsystemsꢀare  
intendedꢀtoꢀbeꢀimplantedꢀinꢀtheꢀhumanꢀbodyꢀorꢀtoꢀsupportꢀand/orꢀmaintainꢀandꢀsustainꢀand/orꢀprotectꢀhumanꢀlife.ꢀIfꢀtheyꢀfail,ꢀitꢀis  
reasonableꢀtoꢀassumeꢀthatꢀtheꢀhealthꢀofꢀtheꢀuserꢀorꢀotherꢀpersonsꢀmayꢀbeꢀendangered.  
Final Data Sheet  
13  
Rev.ꢀ2.1,ꢀꢀ2018-02-12