Infineon-Technologies-IRF40SC240
| Part # | Infineon-Technologies-IRF40SC240 |
| Download | Infineon-Technologies-IRF40SC240 |
IRF40SC240
MOSFET
D²-PAKꢀ7pin
IRꢀMOSFETꢀ-ꢀStrongIRFETª
Features
•ꢀVeryꢀlowꢀR
DS(on)
•ꢀHighꢀcurrentꢀcarryingꢀcapability
•ꢀ175°Cꢀoperatingꢀtemperature
•ꢀꢀOptimizedꢀforꢀbroadestꢀavailabilityꢀfromꢀdistributionꢀpartners
Benefits
•ꢀReducedꢀconductionꢀlosses
•ꢀIncreasedꢀpowerꢀdensity
•ꢀIncreasedꢀreliabilityꢀversusꢀ150°Cꢀratedꢀparts
•ꢀHalogen-freeꢀaccordingꢀtoꢀIEC61249-2-21
Drain
tab
Productꢀvalidation
Gate
Pin 1
QualifiedꢀaccordingꢀtoꢀJEDECꢀStandard
Source
Pin 2-7
Tableꢀ1ꢀꢀꢀꢀꢀKeyꢀPerformanceꢀParameters
Parameter
Value
Unit
V
DS
40
V
R
DS(on),typ
0.5
m
Ω
m
Ω
A
R
DS(on),max
I
D(SiliconꢀLimited)
I
D(PackageꢀLimited)
Q
G
(0V..10V)
0.65
564
360
366
A
nC
Typeꢀ/ꢀOrderingꢀCode
Package
Marking
RelatedꢀLinks
IRF40SC240
PG-TO 263-7
IRF40SC240
–
Final Data Sheet
1
Rev.ꢀ2.1,ꢀꢀ2019-05-08
IRꢀMOSFETꢀ-ꢀStrongIRFETª
IRF40SC240
TableꢀofꢀContents
Description .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Maximum ratings
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3
Thermal characteristics
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
Electrical characteristics
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
4
Electrical characteristics diagrams
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
6
Package Outlines
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
10
Revision History
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
11
Trademarks .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
11
Disclaimer .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
11
Final Data Sheet
2
Rev.ꢀ2.1,ꢀꢀ2019-05-08
IRꢀMOSFETꢀ-ꢀStrongIRFETª
IRF40SC240
1ꢀꢀꢀꢀꢀMaximumꢀratings
atꢀ
T
A
=25ꢀ°C,ꢀunlessꢀotherwiseꢀspecified
Tableꢀ2ꢀꢀꢀꢀꢀMaximumꢀratings
Values
Typ.
Parameter
Symbol
Unit Noteꢀ/ꢀTestꢀCondition
Min.
Max.
V
GS
=10ꢀV,ꢀ
T
C
=25ꢀ°C
V
GS
=10ꢀV,ꢀ
T
C
=25ꢀ°Cꢀ(siliconꢀlimited)
–
–
–
–
–
–
360
564
379
Continuous drain current
I
D
A
V
GS
=10ꢀV,ꢀ
T
C
=100ꢀ°Cꢀ(silicon
limited)
1)
Pulsed drain current
1)
Avalanche energy, single pulse
2)
I
D,pulse
E
AS
–
–
–
–
1440
A
T
C
=25ꢀ°C
–
1331 mJ
I
D
=100ꢀA,ꢀ
R
GS
=50ꢀ
Ω
Gate source voltage
V
GS
-20
20
V
–
–
–
–
–
417
2.4
T
C
=25ꢀ°C
Power dissipation
P
tot
W
T
A
=25ꢀ°C,ꢀ
R
THJA
=62ꢀ°C/W
3)
IEC climatic category; DIN IEC 68-1:
55/175/56
Operating and storage temperature
T
j
,ꢀ
T
stg
-55
–
175
°C
2ꢀꢀꢀꢀꢀThermalꢀcharacteristics
Tableꢀ3ꢀꢀꢀꢀꢀThermalꢀcharacteristics
Values
Typ.
Parameter
Symbol
Unit Noteꢀ/ꢀTestꢀCondition
Min.
Max.
Thermal resistance, junction – case,
0
4)
R
thJC
–
–
0.36
°C/W –
Thermal resistance, junction -Ambient,
0
R
thJA
R
thCS
–
–
–
62
–
°C/W –
°C/W –
Case-to-Sink, Flat Greased Surface
0.5
1)
See Diagram 3 for more detailed information
2)
See Diagram 13 for more detailed information
3)
When mounted on 1 square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to
application note #AN-994:
4)
R
thJC
is measured at T
J
approximately 90°C.
Final Data Sheet
3
Rev.ꢀ2.1,ꢀꢀ2019-05-08
IRꢀMOSFETꢀ-ꢀStrongIRFETª
IRF40SC240
3ꢀꢀꢀꢀꢀElectricalꢀcharacteristics
atꢀ
T
j
=25ꢀ°C,ꢀunlessꢀotherwiseꢀspecified
Tableꢀ4ꢀꢀꢀꢀꢀStaticꢀcharacteristics
Values
Typ.
–
Parameter
Symbol
V
(BR)DSS
Unit Noteꢀ/ꢀTestꢀCondition
V
GS
=0ꢀV,ꢀ
I
D
=250ꢀuA
mV/°
C
I
D
=5ꢀmA,ꢀreferencedꢀtoꢀ25ꢀ°C
Min.
Max.
Drain-source breakdown voltage
40
–
V
Breakdown voltage temperature
coefficient
d
V
(BR)DSSꢀ
/d
T
j
–
V
GS(th)
2.2
I
DSS
36
–
–
Gate threshold voltage
3.7
V
V
DS
=
V
GS
,ꢀ
I
D
=250ꢀµA
–
–
–
–
1
150
V
DS
=40ꢀV,ꢀ
V
GS
=0ꢀV,ꢀ
T
j
=25ꢀ°C
V
DS
=40ꢀV,ꢀ
V
GS
=0ꢀV,ꢀ
T
j
=125ꢀ°C
Zero gate voltage drain current
Gate-source leakage current
Drain-source on-state resistance
µA
nA
m
Ω
I
GSS
–
–
100
V
GS
=20ꢀV,ꢀ
V
DS
=0ꢀV
–
–
0.5
0.7
0.65
–
V
GS
=10ꢀV,ꢀ
I
D
=100ꢀA
V
GS
=6ꢀV,ꢀ
I
D
=50ꢀA
R
DS(on)
Gate resistance
1)
Transconductance
R
G
g
fs
–
–
2.2
–
–
Ω
–
320
S
|
V
DS
|
≥
2|
I
D
|
R
DS(on)max
,ꢀ
I
D
=100ꢀA
Tableꢀ5ꢀꢀꢀꢀꢀDynamicꢀcharacteristics
Values
Typ.
Parameter
Symbol
Unit Noteꢀ/ꢀTestꢀCondition
Min.
Max.
Input capacitance
1)
Output capacitance
1)
Reverse transfer capacitance
1)
C
iss
C
oss
C
rss
–
–
–
18000 –
pF
pF
pF
V
GS
=0ꢀV,ꢀ
V
DS
=20ꢀV,ꢀ
f
=1ꢀMHz
V
GS
=0ꢀV,ꢀ
V
DS
=20ꢀV,ꢀ
f
=1ꢀMHz
V
GS
=0ꢀV,ꢀ
V
DS
=20ꢀV,ꢀ
f
=1ꢀMHz
2900
2000
–
–
V
DD
=20ꢀV,ꢀ
V
GS
=10ꢀV,ꢀ
I
D
=30ꢀA,
R
G,ext
=2.7ꢀ
Ω
Turn-on delay time
Rise time
t
d(on)
t
r
t
d(off)
t
f
–
–
–
–
23
–
–
–
–
ns
ns
ns
ns
V
DD
=20ꢀV,ꢀ
V
GS
=10ꢀV,ꢀ
I
D
=30ꢀA,
R
G,ext
=2.7ꢀ
Ω
75
V
DD
=20ꢀV,ꢀ
V
GS
=10ꢀV,ꢀ
I
D
=30ꢀA,
R
G,ext
=2.7ꢀ
Ω
Turn-off delay time
Fall time
197
114
V
DD
=20ꢀV,ꢀ
V
GS
=10ꢀV,ꢀ
I
D
=30ꢀA,
R
G,ext
=2.7ꢀ
Ω
1)
Defined by design. Not subject to production test.
Final Data Sheet
4
Rev.ꢀ2.1,ꢀꢀ2019-05-08
IRꢀMOSFETꢀ-ꢀStrongIRFETª
IRF40SC240
Tableꢀ6ꢀꢀꢀꢀꢀGateꢀchargeꢀcharacteristics
1)
ꢀ
Values
Typ.
85
Parameter
Symbol
Unit Noteꢀ/ꢀTestꢀCondition
Min.
Max.
Gate to source charge
Gate charge at threshold
Gate to drain charge
2)
Switching charge
Q
gs
–
–
–
–
–
–
–
–
–
nC
nC
nC
nC
nC
V
V
DD
=20ꢀV,ꢀ
I
D
=100ꢀA,ꢀ
V
GS
=0ꢀtoꢀ10ꢀV
V
DD
=20ꢀV,ꢀ
I
D
=100ꢀA,ꢀ
V
GS
=0ꢀtoꢀ10ꢀV
V
DD
=20ꢀV,ꢀ
I
D
=100ꢀA,ꢀ
V
GS
=0ꢀtoꢀ10ꢀV
V
DD
=20ꢀV,ꢀ
I
D
=100ꢀA,ꢀ
V
GS
=0ꢀtoꢀ10ꢀV
V
DD
=20ꢀV,ꢀ
I
D
=100ꢀA,ꢀ
V
GS
=0ꢀtoꢀ10ꢀV
V
DD
=20ꢀV,ꢀ
I
D
=100ꢀA,ꢀ
V
GS
=0ꢀtoꢀ10ꢀV
V
DS
=0.1ꢀV,ꢀ
V
GS
=0ꢀtoꢀ10ꢀV
Q
g(th)
Q
gd
54
–
121
152
366
4.8
–
Q
sw
–
Gate charge total
2)
Q
g
458
Gate plateau voltage
Gate charge total, sync. FET
Output charge
1)
V
plateau
Q
g(sync)
Q
oss
–
–
–
245
101
nC
nC
V
DD
=20ꢀV,ꢀ
V
GS
=0ꢀV
Tableꢀ7ꢀꢀꢀꢀꢀReverseꢀdiode
Values
Parameter
Symbol
Unit Noteꢀ/ꢀTestꢀCondition
Min.
Typ.
Max.
347
1440
1.2
–
Diode continuous forward current
Diode pulse current
I
S
–
–
–
–
–
–
A
T
C
=25ꢀ°C
I
S,pulse
V
SD
t
rr
–
A
T
C
=25ꢀ°C
Diode forward voltage
–
V
V
GS
=0ꢀV,ꢀ
I
F
=100ꢀA,ꢀ
T
j
=25ꢀ°C
V
R
=34ꢀV,ꢀ
I
F
=100ꢀA,ꢀd
i
F
/d
t
=100ꢀA/µs
V
R
=34ꢀV,ꢀ
I
F
=100ꢀA,ꢀd
i
F
/d
t
=100ꢀA/µs
Reverse recovery time
2)
Reverse recovery charge
2)
53
79
ns
nC
Q
rr
–
1)
See
″
Gate charge waveforms
″
for parameter definition
2)
Defined by design. Not subject to production test.
Final Data Sheet
5
Rev.ꢀ2.1,ꢀꢀ2019-05-08
IRꢀMOSFETꢀ-ꢀStrongIRFETª
IRF40SC240
4ꢀꢀꢀꢀꢀElectricalꢀcharacteristicsꢀdiagrams
Diagramꢀ1:ꢀPowerꢀdissipation
Diagramꢀ2:ꢀDrainꢀcurrent
450
640
package limit
silicon limit
400
350
300
250
200
150
100
50
560
480
400
320
240
160
80
0
0
0
25
50
75
100
125
150
175
0
25
50
75
100
125
150
175
T
C
ꢀ[°C]
T
C
ꢀ[°C]
P
tot
=f(
T
C
)
I
D
=f(
T
C
);ꢀ
V
GS
≥
10ꢀV
Diagramꢀ3:ꢀSafeꢀoperatingꢀarea
Diagramꢀ4:ꢀMax.ꢀtransientꢀthermalꢀimpedance
10
4
single pulse
0.01
0.02
0.05
0.1
0.2
0.5
10
3
10
2
10
1
10
0
10
-1
10 µs
10
0
100 µs
1 ms
10
-1
10
-2
10
-3
DC
10 ms
10
-1
10
0
10
1
10
2
10
-5
10
-4
10
-3
10
-2
10
-1
10
0
V
DS
ꢀ[V]
t
p
ꢀ[s]
I
D
=f(
V
DS
);ꢀ
T
C
=25ꢀ°C;ꢀ
D
=0;ꢀparameter:ꢀ
t
p
Z
thJC
=f(
t
p
);ꢀparameter:ꢀ
D
=
t
p
/
T
Final Data Sheet
6
Rev.ꢀ2.1,ꢀꢀ2019-05-08
IRꢀMOSFETꢀ-ꢀStrongIRFETª
IRF40SC240
Diagramꢀ5:ꢀTyp.ꢀoutputꢀcharacteristics
Diagramꢀ6:ꢀTyp.ꢀdrain-sourceꢀonꢀresistance
1440
5.0
4.5 V
5 V
5.5 V
6 V
8 V
10 V
15 V
1260
1080
900
720
540
360
180
0
4.0
5.5 V
3.0
5 V
2.0
6 V
1.0
0.0
7 V
10 V
0
1
2
3
4
5
0
180
360
540
720
900 1080
1260 1440
V
DS
ꢀ[V]
I
D
ꢀ[A]
I
D
=f(
V
DS
),ꢀ
T
j
=25ꢀ°C;ꢀparameter:ꢀ
V
GS
R
DS(on)
=f(
I
D
),ꢀ
T
j
=25ꢀ°C;ꢀparameter:ꢀ
V
GS
Diagramꢀ7:ꢀTyp.ꢀtransferꢀcharacteristics
Diagramꢀ8:ꢀTyp.ꢀdrain-sourceꢀonꢀresistance
1440
3.0
1260
1080
900
2.5
2.0
1.5
720
540
1.0
125 °C
360
175 °C
0.5
180
25 °C
25 °C
0
0.0
2
3
4
5
6
7
8
4
6
8
10
12
14
16
18
20
V
GS
ꢀ[V]
V
GS
ꢀ[V]
I
D
=f(
V
GS
),ꢀ|
V
DS
|>2|
I
D
|
R
DS(on)max
;ꢀparameter:ꢀ
T
j
R
DS(on)
=f(
V
GS
),ꢀ
I
D
=100ꢀA;ꢀparameter:ꢀ
T
j
Final Data Sheet
7
Rev.ꢀ2.1,ꢀꢀ2019-05-08
IRꢀMOSFETꢀ-ꢀStrongIRFETª
IRF40SC240
Diagramꢀ9:ꢀNormalizedꢀdrain-sourceꢀonꢀresistance
Diagramꢀ10:ꢀTyp.ꢀgateꢀthresholdꢀvoltage
2.2
4.0
1.8
1.4
1.0
0.6
3.0
2.0
1.0
0.0
2500 µA
250 µA
-60
-20
20
60
100
140
180
-75
-25
25
75
125
175
T
j
ꢀ[°C]
T
j
ꢀ[°C]
R
DS(on)
=f(
T
j
),ꢀ
I
D
=100ꢀA,ꢀ
V
GS
=10ꢀV
V
GS(th
=f(
T
j
),ꢀ
V
GS
=
V
DS
;ꢀparameter:ꢀ
I
D
Diagramꢀ11:ꢀTyp.ꢀcapacitances
Diagramꢀ12:ꢀForwardꢀcharacteristicsꢀofꢀreverseꢀdiode
10
5
10
3
25 °C
175 °C
10
2
10
1
10
0
10
-1
Ciss
10
4
Coss
Crss
10
3
0
5
10
15
20
25
30
35
40
0.0
0.2
0.4
0.6
0.8
1.0
1.2
1.4
V
DS
ꢀ[V]
V
SD
ꢀ[V]
C
=f(
V
DS
);ꢀ
V
GS
=0ꢀV;ꢀ
f
=1ꢀMHz
I
F
=f(
V
SD
);ꢀparameter:ꢀ
T
j
Final Data Sheet
8
Rev.ꢀ2.1,ꢀꢀ2019-05-08
IRꢀMOSFETꢀ-ꢀStrongIRFETª
IRF40SC240
Diagramꢀ13:ꢀAvalancheꢀcharacteristics
Diagramꢀ14:ꢀTyp.ꢀgateꢀcharge
14
8 V
20 V
32 V
12
10
2
25 °C
10
8
100 °C
6
10
1
150 °C
4
2
10
0
10
-1
0
10
0
10
1
10
2
10
3
10
4
0
50 100
150 200 250 300 350 400 450 500
t
AV
ꢀ[µs]
Q
gate
ꢀ[nC]
I
AS
=f(
t
AV
);ꢀ
R
GS
=50ꢀ
Ω
;ꢀparameter:ꢀ
T
j,start
V
GS
=f(
Q
gate
),ꢀ
I
D
=100ꢀAꢀpulsed,ꢀ
T
j
=25ꢀ°C;ꢀparameter:ꢀ
V
DD
Diagramꢀ15:ꢀDrain-sourceꢀbreakdownꢀvoltage
Diagram Gate charge waveforms
46
44
42
40
38
36
-75
-25
25
75
125
175
T
j
ꢀ[°C]
V
BR(DSS)
=f(
T
j
);ꢀ
I
D
=1ꢀmA
Final Data Sheet
9
Rev.ꢀ2.1,ꢀꢀ2019-05-08
IRꢀMOSFETꢀ-ꢀStrongIRFETª
IRF40SC240
5ꢀꢀꢀꢀꢀPackageꢀOutlines
Figureꢀ1ꢀꢀꢀꢀꢀOutlineꢀPG-TOꢀ263-7,ꢀdimensionsꢀinꢀmm/inches
Final Data Sheet
10
Rev.ꢀ2.1,ꢀꢀ2019-05-08
IRꢀMOSFETꢀ-ꢀStrongIRFETª
IRF40SC240
RevisionꢀHistory
IRF40SC240
Revision:ꢀ2019-05-08,ꢀRev.ꢀ2.1
Previous Revision
Revision Date
Subjects (major changes since last revision)
1.0
2.0
2.1
Release of preliminary version
Release of final version
2018-11-29
2018-12-04
Removed “Qualified according to JEDEC standard” from the features section since it’s
redundant-page1
2019-05-08
Trademarks
Allꢀreferencedꢀproductꢀorꢀserviceꢀnamesꢀandꢀtrademarksꢀareꢀtheꢀpropertyꢀofꢀtheirꢀrespectiveꢀowners.
WeꢀListenꢀtoꢀYourꢀComments
Anyꢀinformationꢀwithinꢀthisꢀdocumentꢀthatꢀyouꢀfeelꢀisꢀwrong,ꢀunclearꢀorꢀmissingꢀatꢀall?ꢀYourꢀfeedbackꢀwillꢀhelpꢀusꢀtoꢀcontinuously
improveꢀtheꢀqualityꢀofꢀthisꢀdocument.ꢀPleaseꢀsendꢀyourꢀproposalꢀ(includingꢀaꢀreferenceꢀtoꢀthisꢀdocument)ꢀto:
Publishedꢀby
InfineonꢀTechnologiesꢀAG
81726ꢀMünchen,ꢀGermany
©ꢀ2019ꢀInfineonꢀTechnologiesꢀAG
AllꢀRightsꢀReserved.
LegalꢀDisclaimer
Theꢀinformationꢀgivenꢀinꢀthisꢀdocumentꢀshallꢀinꢀnoꢀeventꢀbeꢀregardedꢀasꢀaꢀguaranteeꢀofꢀconditionsꢀorꢀcharacteristicsꢀ
(“Beschaffenheitsgarantie”)ꢀ.
Withꢀrespectꢀtoꢀanyꢀexamples,ꢀhintsꢀorꢀanyꢀtypicalꢀvaluesꢀstatedꢀhereinꢀand/orꢀanyꢀinformationꢀregardingꢀtheꢀapplicationꢀofꢀthe
product,ꢀInfineonꢀTechnologiesꢀherebyꢀdisclaimsꢀanyꢀandꢀallꢀwarrantiesꢀandꢀliabilitiesꢀofꢀanyꢀkind,ꢀincludingꢀwithoutꢀlimitation
warrantiesꢀofꢀnon-infringementꢀofꢀintellectualꢀpropertyꢀrightsꢀofꢀanyꢀthirdꢀparty.
Inꢀaddition,ꢀanyꢀinformationꢀgivenꢀinꢀthisꢀdocumentꢀisꢀsubjectꢀtoꢀcustomer’sꢀcomplianceꢀwithꢀitsꢀobligationsꢀstatedꢀinꢀthis
documentꢀandꢀanyꢀapplicableꢀlegalꢀrequirements,ꢀnormsꢀandꢀstandardsꢀconcerningꢀcustomer’sꢀproductsꢀandꢀanyꢀuseꢀofꢀthe
productꢀofꢀInfineonꢀTechnologiesꢀinꢀcustomer’sꢀapplications.
Theꢀdataꢀcontainedꢀinꢀthisꢀdocumentꢀisꢀexclusivelyꢀintendedꢀforꢀtechnicallyꢀtrainedꢀstaff.ꢀItꢀisꢀtheꢀresponsibilityꢀofꢀcustomer’s
technicalꢀdepartmentsꢀtoꢀevaluateꢀtheꢀsuitabilityꢀofꢀtheꢀproductꢀforꢀtheꢀintendedꢀapplicationꢀandꢀtheꢀcompletenessꢀofꢀtheꢀproduct
informationꢀgivenꢀinꢀthisꢀdocumentꢀwithꢀrespectꢀtoꢀsuchꢀapplication.
Information
Forꢀfurtherꢀinformationꢀonꢀtechnology,ꢀdeliveryꢀtermsꢀandꢀconditionsꢀandꢀpricesꢀpleaseꢀcontactꢀyourꢀnearestꢀInfineon
Warnings
Dueꢀtoꢀtechnicalꢀrequirements,ꢀcomponentsꢀmayꢀcontainꢀdangerousꢀsubstances.ꢀForꢀinformationꢀonꢀtheꢀtypesꢀinꢀquestion,
pleaseꢀcontactꢀtheꢀnearestꢀInfineonꢀTechnologiesꢀOffice.
TheꢀInfineonꢀTechnologiesꢀcomponentꢀdescribedꢀinꢀthisꢀDataꢀSheetꢀmayꢀbeꢀusedꢀinꢀlife-supportꢀdevicesꢀorꢀsystemsꢀand/or
automotive,ꢀaviationꢀandꢀaerospaceꢀapplicationsꢀorꢀsystemsꢀonlyꢀwithꢀtheꢀexpressꢀwrittenꢀapprovalꢀofꢀInfineonꢀTechnologies,ꢀifꢀa
failureꢀofꢀsuchꢀcomponentsꢀcanꢀreasonablyꢀbeꢀexpectedꢀtoꢀcauseꢀtheꢀfailureꢀofꢀthatꢀlife-support,ꢀautomotive,ꢀaviationꢀand
aerospaceꢀdeviceꢀorꢀsystemꢀorꢀtoꢀaffectꢀtheꢀsafetyꢀorꢀeffectivenessꢀofꢀthatꢀdeviceꢀorꢀsystem.ꢀLifeꢀsupportꢀdevicesꢀorꢀsystemsꢀare
intendedꢀtoꢀbeꢀimplantedꢀinꢀtheꢀhumanꢀbodyꢀorꢀtoꢀsupportꢀand/orꢀmaintainꢀandꢀsustainꢀand/orꢀprotectꢀhumanꢀlife.ꢀIfꢀtheyꢀfail,ꢀitꢀis
reasonableꢀtoꢀassumeꢀthatꢀtheꢀhealthꢀofꢀtheꢀuserꢀorꢀotherꢀpersonsꢀmayꢀbeꢀendangered.
Final Data Sheet
11
Rev.ꢀ2.1,ꢀꢀ2019-05-08
