Infineon-Technologies-IRFS3306TRLPBF
| Part # | Infineon-Technologies-IRFS3306TRLPBF |
| Download | Infineon-Technologies-IRFS3306TRLPBF |
IRFB3306PbF
IRFS3306PbF
IRFSL3306PbF
HEXFET
®
Power MOSFET
60V
Applications
l
High Efficiency Synchronous Rectification in SMPS
l
Uninterruptible Power Supply
l
High Speed Power Switching
D
V
DSS
R
DS(on)
typ.
3.3m
4.2m
160A
max.
l
Hard Switched and High Frequency Circuits
G
I
D
(Silicon Limited)
Benefits
I
D
(Package Limited)
120A
S
S
l
Improved Gate,
Avalanche and Dynamic
dV/dt
Ruggedness
D
l
Fully Characterized Capacitance and Avalanche
SOA
l
Enhanced body diode dV/dt and dI/dt Capability
l
Lead-Free
D
D
S
D
S
D
D
G
G
G
l
RoH
S
C
ompliant
,
H
alogen-Free
D
2
Pak
TO-262
TO-220AB
IRFS3306PbF
IRFSL3306PbF
IRFB3306PbF
G
D
S
Gate
Drain
Source
Standard Pack
Base Part Number
Package Type
Orderable Part Number
Form
Quantity
I
R
FB3306PbF
IRFSL3306PbF
TO-220
TO
–
262
Tube
50
I
R
FB3306PbF
Tube
Tube
50
50
IRFSL3306PbF
I
R
FS3306PbF
I
R
FS3306PbF
D2Pak
Tape and Reel Left
Tape and Reel Right
800
800
IRFS3306TRLPbF
IRFS3306TRRPbF
Absolute Maximum Ratings
Symbol
Parameter
Max.
160
Units
I
D
@ T
C
= 25°C
I
D
@ T
C
= 100°C
I
D
@ T
C
= 25°C
I
DM
Continuous Drain Current, V
GS
@ 10V (Silicon Limited)
Continuous Drain Current, V
GS
@ 10V (Silicon Limited)
Continuous Drain Current, V
GS
@ 10V (Wire Bond Limited)
Pulsed Drain Current
110
A
120
620
230
P
D
@T
C
= 25°C
Maximum Power Dissipation
W
1.5
Linear Derating Factor
W/°C
V
± 20
V
GS
Gate-to-Source Voltage
14
Peak Diode Recovery
dv/dt
T
J
V/ns
-55 to
+ 175
Operating Junction and
T
STG
Storage Temperature Range
°C
300
Soldering Temperature, for 10 seconds
(1.6mm from case)
10lb in
(1.1N m)
Mounting torque, 6-32 or M3 screw
Avalanche Characteristics
Single Pulse Avalanche Energy
E
AS (Thermally limited)
184
mJ
A
Avalanche Current
I
AR
See Fig. 14, 15, 22a, 22b,
Repetitive Avalanche Energy
E
AR
mJ
Thermal Resistance
Symbol
Parameter
Junction-to-Case
Typ.
Max.
0.65
–––
62
Units
R
θ
–––
0.50
–––
–––
JC
R
θ
Case-to-Sink, Flat Greased Surface , TO-220
Junction-to-Ambient, TO-220
Junction-to-Ambient (PCB Mount) , D
2
Pak
CS
°C/W
R
θ
JA
R
θ
JA
40
1
April 24, 2014
IRFB3306PbF/IRFS3306PbF/IRFSL3306PbF
Static @ T
J
= 25°C (unless otherwise specified)
Symbol
V
(BR)DSS
Parameter
Min. Typ. Max.
Units
60 –––
–––
––– 0.07 ––– V/°C
Reference to 25°C, I
D
= 5mA
Conditions
V
GS
= 0V, I
D
= 250
μ
A
Drain-to-Source Breakdown Voltage
Breakdown Voltage Temp. Coefficient
Static Drain-to-Source On-Resistance
Gate Threshold Voltage
V
Δ
V
(BR)DSS
/
Δ
T
J
R
DS(on)
–––
2.0
3.3
4.2
4.0
20
V
GS
= 10V, I
D
= 75A
m
Ω
V
V
GS(th)
–––
V
DS
= V
GS
, I
D
= 150
μ
A
I
DSS
Drain-to-Source Leakage Current
––– –––
μ
A V
DS
= 60V, V
GS
= 0V
––– ––– 250
––– ––– 100
––– ––– -100
V
DS
= 48V, V
GS
= 0V, T
J
= 125°C
I
GSS
R
G
Gate-to-Source Forward Leakage
Gate-to-Source Reverse Leakage
Internal Gate Resistance
nA
V
GS
= 20V
V
GS
= -20V
–––
0.7
–––
Ω
Dynamic @ T
J
= 25°C (unless otherwise specified)
Symbol
gfs
Parameter
Forward Transconductance
Total Gate Charge
Min. Typ. Max.
Units
Conditions
V
DS
= 50V, I
D
= 75A
nC I
D
= 75A
DS
=30V
230 ––– –––
S
Q
g
–––
–––
–––
–––
–––
–––
–––
–––
85
20
26
59
15
76
40
77
120
–––
Q
gs
Gate-to-Source Charge
Gate-to-Drain (“Miller”) Charge
Total Gate Charge Sync. (Q
g
– Q
gd
)
Turn-On Delay Time
V
Q
gd
V
GS
= 10V
Q
sync
–––
–––
–––
–––
–––
I
D
= 75A, V
DS
=0V, V
GS
= 10V
t
d(on)
ns V
DD
= 30V
t
r
Rise Time
I
D
= 75A
t
d(off)
Turn-Off Delay Time
R =
2.7
Ω
G
t
f
Fall Time
V
GS
= 10V
pF V
GS
= 0V
V
DS
= 50V
C
iss
Input Capacitance
––– 4520 –––
––– 500 –––
––– 250 –––
––– 720 –––
––– 880 –––
C
oss
Output Capacitance
C
rss
Reverse Transfer Capacitance
ƒ = 1.0MHz,
See Fig. 5
C
oss
eff. (ER)
C
oss
eff. (TR)
V
GS
= 0V, V
DS
= 0V to 48V
, See Fig. 11
V
GS
= 0V, V
DS
= 0V to 48V
Effective Output Capacitance (Energy Related)
Effective Output Capacitance (Time Related)
Diode Characteristics
Symbol
Parameter
Min. Typ. Max.
Units
Conditions
I
S
Continuous Source Current
––– –––
A
MOSFET symbol
160
D
(Body Diode)
Pulsed Source Current
showing the
integral reverse
G
I
SM
––– ––– 620
A
S
(Body Diode)
p-n junction diode.
V
SD
t
rr
Diode Forward Voltage
––– –––
1.3
V
T
J
= 25°C, I
S
= 75A, V
GS
= 0V
T
J
= 25°C
T
J
= 125°C
T
J
= 25°C
T
J
= 125°C
T
J
= 25°C
V
R
= 51V,
Reverse Recovery Time
Reverse Recovery Charge
–––
–––
–––
–––
–––
31
35
34
45
1.9
ns
I
F
= 75A
di/dt = 100A/
μ
s
Q
rr
nC
A
I
RRM
t
on
Reverse Recovery Current
Forward Turn-On Time
–––
Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)
Notes:
Calculated continuous current based on maximum allowable junction
temperature. Bond wire current limit is 120A. Note that current
limitations arising from heating of the device leads may occur with
some lead mounting arrangements.
Repetitive rating;
pulse width limited by max. junction
temperature.
I
SD
≤
75A, di/dt
≤
1400A/
μ
s, V
DD
≤
V
(BR)DSS
, T
J
≤
175°C.
ꢀ
Pulse width
≤
400
μ
s; duty cycle
≤
2%.
C
oss
eff. (TR) is a fixed capacitance that gives the same charging time
as C
oss
while V
DS
is rising from 0 to 80% V
DSS
C
oss
eff. (ER) is a fixed capacitance that gives the same energy as
C
oss
while V
DS
is rising from 0 to 80% V
DSS
.
.
Limited by T
Jmax
, starting T
J
= 25°C, L = 0.04mH
R
G
= 25
Ω
, I
AS
= 96A, V
GS
=10V. Part not recommended for use
above this value.
When mounted on 1″ square PCB (FR-4 or G-10 Material).
For recom
mended footprint and soldering techniques refer to application note #AN-994.
R
θ
is measured at T
J
approximately 90°C
2
April 24, 2014
IRFB3306PbF/IRFS3306PbF/IRFSL3306PbF
1000
1000
100
10
VGS
15V
VGS
15V
10V
8.0V
6.0V
5.5V
5.0V
4.8V
4.5V
TOP
TOP
10V
8.0V
6.0V
5.5V
5.0V
4.8V
4.5V
BOTTOM
BOTTOM
100
4.5V
4.5V
60
μ
s PULSE WIDTH
Tj = 175°C
≤
60
μ
s PULSE WIDTH
≤
Tj = 25°C
10
0.1
1
10
100
0.1
1
10
100
V
, Drain-to-Source Voltage (V)
V
, Drain-to-Source Voltage (V)
DS
DS
Fig 1.
Typical Output Characteristics
Fig 2.
Typical Output Characteristics
1000
100
10
2.5
2.0
1.5
1.0
0.5
I
= 75A
D
V
= 10V
GS
T
= 175°C
J
T
= 25°C
J
1
V
= 25V
DS
≤
60
μ
s PULSE WIDTH
0.1
2.0
3.0
V
4.0
5.0
6.0
7.0
8.0
-60 -40 -20
0
20 40 60 80
100 120 140 160 180
, Gate-to-Source Voltage (V)
GS
T
, Junction Temperature (°C)
J
Fig 4.
Normalized On-Resistance vs. Temperature
Fig 3.
Typical Transfer Characteristics
8000
6000
4000
2000
0
20
V
C
= 0V,
f = 1 MHZ
I
= 75A
GS
D
= C
+ C
, C
SHORTED
iss
gs
gd ds
V
= 48V
DS
C
= C
rss
gd
16
12
8
VDS= 30V
VDS= 12V
C
= C
+ C
oss
ds
gd
Ciss
4
Coss
Crss
0
0
20
40
60
80
100 120 140
1
10
100
Q
Total Gate Charge (nC)
G
V
, Drain-to-Source Voltage (V)
DS
Fig 5.
Typical Capacitance vs. Drain-to-Source Voltage
Fig 6.
Typical Gate Charge vs. Gate-to-Source Voltage
3
April 24, 2014
IRFB3306PbF/IRFS3306PbF/IRFSL3306PbF
1000
100
10
10000
OPERATION IN THIS AREA
LIMITED BY R
(on)
DS
1000
100
10
T
= 175°C
J
1msec
100
μ
sec
T
= 25°C
J
10msec
1
1
Tc = 25°C
DC
Tj = 175°C
Single Pulse
V
= 0V
GS
0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0
, Source-to-Drain Voltage (V)
0.1
0.1
0.1
1
10
100
V
, Drain-toSource Voltage (V)
V
DS
SD
Fig 8.
Maximum Safe Operating Area
Fig 7.
Typical Source-Drain Diode
Forward Voltage
180
160
140
120
100
80
80
70
60
50
I
= 5mA
D
Limited By Package
60
40
20
0
-60 -40 -20
0
20 40 60 80
100 120 140 160 180
25
50
75
100
125
150
175
T
, Junction Temperature (°C)
T
, Case Temperature (°C)
J
C
Fig 9.
Maximum Drain Current vs.
Fig 10.
Drain-to-Source Breakdown Voltage
Case Temperature
1.5
1.0
0.5
0.0
800
I
D
TOP
13A
18A
96A
600
400
200
0
BOTTOM
0
10
V
20
30
40
50
60
25
50
75
100
125
150
175
Drain-to-Source Voltage (V)
Starting T
, Junction Temperature (°C)
DS,
J
Fig 11.
Typical C
OSS
Stored Energy
Fig 12.
Maximum Avalanche Energy Vs. DrainCurrent
4
April 24, 2014
IRFB3306PbF/IRFS3306PbF/IRFSL3306PbF
1
0.1
D = 0.50
0.20
0.10
0.05
0.02
R
1
R
1
R
2
R
2
0.01
0.01
τι
(sec)
Ri (°C/W)
τ
J
τ
C
τ
J
τ
1
0.249761 0.00028
τ
2
τ
2
τ
1
0.400239 0.005548
C
i
=
τ
i
/
Ri
SINGLE PULSE
( THERMAL RESPONSE )
0.001
Notes:
1. Duty Factor D = t1/t2
2. Peak Tj = P dm x Zthjc + Tc
0.0001
1E-006
1E-005
0.0001
0.001
0.01
0.1
t
, Rectangular Pulse Duration (sec)
1
Fig 13.
Maximum Effective Transient Thermal Impedance, Junction-to-Case
100
10
1
Duty Cycle = Single Pulse
0.01
Allowed avalanche Current vs avalanche
pulsewidth, tav, assuming
Δ
Tj = 150°C and
Tstart =25°C (Single Pulse)
0.05
0.10
Allowed avalanche Current vs avalanche
pulsewidth, tav, assuming
ΔΤ
j = 25°C and
Tstart = 150°C.
1.0E-06
1.0E-05
1.0E-04
1.0E-03
1.0E-02
1.0E-01
tav (sec)
Fig 14.
Typical Avalanche Current vs.Pulsewidth
200
160
120
80
Notes on Repetitive Avalanche Curves , Figures 14, 15:
(For further info, see AN-1005 at www.irf.com)
1. Avalanche failures assumption:
Purely a thermal phenomenon and failure occurs at a temperature far in
excess of T
jmax
. This is validated for every part type.
2. Safe operation in Avalanche is allowed as long asT
jmax
is not exceeded.
3. Equation below based on circuit and waveforms shown in Figures 16a, 16b.
4. P
D (ave)
= Average power dissipation per single avalanche pulse.
5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase
during avalanche).
TOP
BOTTOM 1%
Duty Cycle
= 96A
Single Pulse
I
D
6. I
av
= Allowable avalanche current.
7.
Δ
T
=
Allowable rise in junction temperature, not to exceed T
jmax
(assumed as
25°C in Figure 14, 15).
t
av =
Average time in avalanche.
40
D = Duty cycle in avalanche =
t
av
·f
Z
thJC
(D, t
av
) = Transient thermal resistance, see Figures 13)
0
P
D (ave)
= 1/2 ( 1.3·BV·I
av
) =
D
T/ Z
thJC
25
50
75
100
125
150
175
I
av
= 2
D
T/ [1.3·BV·Z
th
]
E
AS (AR)
= P
D (ave)
·t
av
Starting T
, Junction Temperature (°C)
J
Fig 15.
Maximum Avalanche Energy vs. Temperature
5
April 24, 2014
IRFB3306PbF/IRFS3306PbF/IRFSL3306PbF
16
4.5
4.0
3.5
3.0
2.5
2.0
1.5
1.0
I
I
I
= 1.0A
D
D
D
= 1.0mA
= 250
μ
A
12
8
ID = 150
μ
A
I
= 30A
F
4
V
= 51V
R
T
= 125°C
= 25°C
J
J
T
0
100 200 300 400 500 600 700 800 900
1000
-75 -50 -25
0
J
25 50 75
100 125 150 175
, Temperature ( °C )
di /
dt – (A /
μ
s)
T
f
Fig. 17
– Typical Recovery Current vs. di
f
/dt
Fig 16.
Threshold Voltage Vs. Temperature
16
350
300
250
200
150
12
8
I
= 45A
= 51V
I
= 30A
= 51V
100
50
0
F
F
4
0
V
V
R
R
T
= 125°C
= 25°C
T
= 125°C
= 25°C
J
J
T
T
J
J
100 200 300 400 500 600 700 800 900
1000
100 200 300 400 500 600 700 800 900
1000
di /
dt – (A /
μ
s)
di /
dt – (A /
μ
s)
f
f
Fig. 18
– Typical Recovery Current vs. di
f
/dt
Fig. 19
– Typical Stored Charge vs. di
f
/dt
350
300
250
200
150
100
50
I
= 45A
F
V
= 51V
R
T
= 125°C
= 25°C
J
T
J
0
100 200 300 400 500 600 700 800 900
1000
di /
dt – (A /
μ
s)
f
Fig. 20
– Typical Stored Charge vs. di
f
/dt
6
April 24, 2014
IRFB3306PbF/IRFS3306PbF/IRFSL3306PbF
Driver Gate Drive
P
.
W.
D.U.T
Period
D =
Period
P.W.
+
*
=10V
V
GS
Circuit Layout Considerations
•
Low Stray Inductance
•
Ground Plane
•
Low Leakage Inductance
Current Transformer
–
D.U.
T
. I
W
aveform
SD
+
–
Reverse
Recovery
Current
Body Diode Forward
Current
di/dt
–
+
D.U.
T
. V
W
aveform
DS
Diode Recovery
dv/dt
V
DD
V
DD
Re-Applied
Voltage
•
dv/dt controlled by R
G
R
G
+
–
Body Diode
Forward Drop
•
Driver same type as D.U.T.
•
I
SD
controlled by Duty Factor “D”
•
D.U.T. – Device Under Test
Inductor Current
I
SD
Ripple
≤
5%
*
V
GS
= 5V for Logic Level Devices
Fig 21.
Peak Diode Recovery dv/dt Test Circuit
for N-Channel
HEXFET
®
Power MOSFETs
V
(BR)DSS
15V
t
p
DRIVER
+
L
V
DS
D.U.T
AS
R
G
V
DD
–
I
A
V
2
GS
Ω
0.01
t
p
I
AS
Fig 22b.
Unclamped Inductive Waveforms
Fig 22a.
Unclamped Inductive Test Circuit
L
D
V
DS
V
DS
90%
+
–
V
DD
10%
V
GS
D.U.T
V
GS
Pulse Width < 1
μ
s
Duty Factor < 0.1%
t
d(on)
t
d(off)
t
r
t
f
Fig 23a.
Switching Time Test Circuit
Fig 23b.
Switching Time Waveforms
Id
Current Regulator
Same Type as D.U.
T
.
Vds
Vgs
50K
Ω
.2
μ
F
12V
.3
μ
F
+
V
DS
D.U.
T
.
–
Vgs(th)
V
GS
3mA
I
I
D
G
Qgs1
Qgs2
Qgd
Qgodr
Current Sampling Resistors
Fig 24a.
Gate Charge Test Circuit
Fig 24b.
Gate Charge Waveform
7
April 24, 2014
IRFB3306PbF/IRFS3306PbF/IRFSL3306PbF
TO-220AB Package Outline
Dimensions are shown in millimeters (inches)
TO-220AB Part Marking Information
INTERNATIONAL
RECTIFIER LOGO
INTERNATIONAL
RECTIFIER LOGO
PART NUMBER
PART NUMBER
DATE CODE
P = LEAD-FREE
Y = LAST DIGIT OF YEAR
WW = WORK WEEK
? = ASSEMBLY SITE CODE
IRFB3306
PYWW?
IRFB3306
YWWP
DATE CODE
OR
ASSEMBLY
LOT CODE
ASSEMBLY
LOT CODE
Y = LAST DIGIT OF YEAR
WW = WORK WEEK
P = LEAD-FREE
LC
LC
LC
LC
TO-220AB packages are not recommended for Surface Mount Application.
8
April 24, 2014
IRFB3306PbF/IRFS3306PbF/IRFSL3306PbF
D
2
Pak Package Outline
(Dimensions are shown in millimeters (inches))
D
2
Pa
k
P
ar
t
M
arkin
g
I
nformation
INTERNATIONAL
RECTIFIER LOGO
INTERNATIONAL
RECTIFIER LOGO
PART NUMBER
PART NUMBER
FS3306
FS3306
OR
PYWW?
YWWP
ASSEMBLY
LOT CODE
ASSEMBLY
LOT CODE
DATE CODE
DATE CODE
P = LEAD-FREE
LC
LC
LC
LC
Y = LAST DIGIT OF YEAR
WW = WORK WEEK
P = LEAD-FREE
Y = LAST DIGIT OF YEAR
WW = WORK WEEK
? = ASSEMBLY SITE CODE
9
April 24, 2014
IRFB3306PbF/IRFS3306PbF/IRFSL3306PbF
TO-262 Package Outline
(Dimensions are shown in millimeters (inches))
TO-262 Part Marking Information
PART NUMBER
PART NUMBER
INTERNATIONAL
RECTIFIER LOGO
INTERNATIONAL
RECTIFIER LOGO
FSL3306
FSL3306
OR
PYWW?
YWWP
ASSEMBLY
LOT CODE
ASSEMBLY
LOT CODE
DATE CODE
DATE CODE
P = LEAD-FREE
Y = LAST DIGIT OF YEAR
WW = WORK WEEK
Y = LAST DIGIT OF YEAR
WW = WORK WEEK
P = LEAD-FREE
LC LC
LC LC
? = ASSEMBLY SITE CODE
10
April 24, 2014
IRFB3306PbF/IRFS3306PbF/IRFSL3306PbF
D
2
Pak
T
a
pe & Reel Information
TRR
1.60 (.063)
1.50 (.059)
1.60 (.063)
1.50 (.059)
4.10 (.161)
0.368 (.0145)
3.90 (.153)
0.342 (.0135)
FEED DIRECTION
1.85 (.073)
11.60 (.457)
11.40 (.449)
1.65 (.065)
24.30 (.957)
15.42 (.609)
23.90 (.941)
15.22 (.601)
TRL
1.75 (.069)
1.25 (.049)
10.90 (.429)
10.70 (.421)
4.72 (.136)
4.52 (.178)
16.10 (.634)
15.90 (.626)
FEED DIRECTION
13.50 (.532)
12.80 (.504)
27.40 (1.079)
23.90 (.941)
4
330.00
(14.173)
MAX.
60.00 (2.362)
MIN.
30.40 (1.197)
MAX.
NOTES :
1. COMFORMS
TO EIA-418.
2. CONTROLLING
DIMENSION: MILLIMETER.
3. DIMENSION
MEASURED @ HUB.
26.40 (1.039)
24.40 (.961)
4
3
4. INCLUDES
FLANGE DISTORTION @ OUTER EDGE.
11
April 24, 2014
IRFB3306PbF/IRFS3306PbF/IRFSL3306PbF
Qualification information
†
Industrial
Qualification le
v
e
l
(per JEDEC JESD47F
††
guidelines)
TO-220
N/A
Moisture Sensitivity Level
RoHS
c
o
m
pliant
D2Pak
TO-262
MS L 1
Yes
Qualification standards can be found at International Rectifiers web site:
http://www.irf.com/product-info/reliability/
Applicable
version of JEDEC standard at the time of product release.
Revision History
Date
Comment
•
•
•
Updated data sheet with new IR corporate template.
Updated package outline & part marking on page 8, 9 & 10.
4/24/2014
Added bullet point in the
Benefits “RoHS
Compliant, Halogen -Free” on page 1.
IR WORLD HEADQUARTERS:
101 N. Sepulveda Blvd., El Segundo, California 90245, USA
12
April 24, 2014
