onsemi-FQPF9N25C
| Part # | onsemi-FQPF9N25C |
Download  | onsemi-FQPF9N25C |
QFET
®
FQP9N25C/FQPF9N25C
250V N-Channel MOSFET
General Description
These N-Channel enhancement mode power field effect
transistors are produced using Fairchild’s proprietary,
planar stripe, DMOS technology.
Features
•
•
•
•
•
•
8.8A, 250V, R
DS(on)
= 0.43
Ω
@V
GS
= 10 V
Low gate charge ( typical
26.5 nC)
Low Crss ( typical
45.5 pF)
Fast switching
100% avalanche tested
Improved dv/dt capability
This advanced technology has been especially tailored to
minimize on-state resistance, provide superior switching
performance, and withstand high energy pulse in the
avalanche and commutation mode. These devices are well
suited for high efficiency switching DC/DC converters,
switch mode power supplies, DC-AC converters for
uninterrupted power supplies and motor controls.
D
{
●
◀
▲
●
●
{
G
TO-220F
TO-220
G D
S
G
D S
FQPF Series
FQP Series
{
S
Absolute Maximum Ratings
T =
25°C unless otherwise noted
C
Symbol
V
DSS
Parameter
FQP9N25C
FQPF9N25C
Units
V
Drain-Source Voltage
250
I
D
– Continuous (T
C
= 25°C)
– Continuous (T
C
= 100°C)
– Pulsed
Drain Current
8.8
5.6
35.2
8.8 *
5.6 *
35.2 *
A
A
A
I
DM
(Note 1)
Drain Current
V
GSS
E
AS
I
AR
E
AR
dv/dt
P
D
Gate-Source Voltage
Single Pulsed Avalanche Energy
Avalanche Current
Repetitive Avalanche Energy
Peak Diode Recovery dv/dt
Power Dissipation (T
C
= 25°C)
±
30
285
8.8
7.4
5.5
V
mJ
A
mJ
V/ns
W
(Note 2)
(Note 1)
(Note 1)
(Note 3)
74
38
– Derate above 25°C
Operating and Storage
T
e
mperature Range
0.59
0.3
W/°C
°C
T
J
, T
STG
T
L
-55 to +150
300
Maximum lead temperature for soldering purposes,
°C
1/8
”
from case for 5 seconds
* Drain current limited by maximum junction temperature.
Thermal Characteristics
Symbol
Parameter
FQP9N25C
FQPF9N25C
Units
°C
/
W
°C
/
W
°C
/
W
R
θ
JC
Thermal Resistance, Junction-to-Case
Thermal Resistance, Case-to-Sink Typ.
Thermal Resistance, Junction-to-Ambient
1.69
0.5
62.5
3.29
—
62.5
R
θ
JS
R
θ
JA
©2004 Fairchild Semiconductor Corporation
Rev. A, March 2004
Electrical Characteristics
T =
25°C unless otherwise noted
C
Symbol
Parameter
Test Conditions
Min
Typ
Max
Units
Off Characteristics
BV
DSS
V
GS
= 0 V, I
D
= 250
µ
A
D
= 250
µ
A, Referenced to 25°C
Drain-Source Breakdown Voltage
Breakdown Voltage
T
e
mperature
250
—
—
—
—
V
∆
BV
DSS
I
0.30
V/°C
/
∆
T
J
Coefficient
I
DSS
V
V
DS
= 250
V
,
V
GS
= 0 V
DS
= 200
V
,
T
C
= 125°C
—
—
—
—
—
—
—
—
10
µ
A
µ
A
nA
nA
Zero Gate Voltage Drain Current
100
100
-100
I
GSSF
I
GSSR
V
GS
= 30
V
,
V
DS
= 0 V
V
GS
= -30 V, V
DS
= 0 V
Gate-Body Leakage Current, Forward
Gate-Body Leakage Current, Reverse
On Characteristics
V
GS(th)
R
DS(on)
V
DS
= V
GS
, I
D
= 250
µ
A
Gate Threshold Voltage
2.0
—
—
4.0
0.43
—
V
Ω
S
Static Drain-Source
V
GS
= 10
V
,
I
D
= 4.4 A
0.35
7.0
On-Resistance
Forward Transconductance
g
FS
V
DS
= 40 V, I
D
= 4.4 A
(Note 4)
—
Dynamic Characteristics
C
iss
C
oss
C
rss
Input Capacitance
—
—
—
545
115
45.5
710
150
60
pF
pF
pF
V
DS
= 25
V
,
V
GS
= 0 V,
Output Capacitance
Reverse Transfer Capacitance
f = 1.0 MHz
Switching Characteristics
t
d(on)
t
r
t
d(off)
t
f
Turn-On Delay Time
Turn-On Rise Time
Turn-Off Delay Time
Turn-Off Fall Time
T
o
tal Gate Charge
Gate-Source Charge
Gate-Drain Charge
—
—
—
—
—
—
—
15
85
90
40
180
190
140
35
ns
ns
ns
V
DD
= 125
V
,
I
D
= 8.8 A,
R
G
= 25
Ω
(Note 4, 5)
(Note 4, 5)
65
ns
Q
g
Q
gs
Q
gd
26.5
3.5
13.5
nC
nC
nC
V
DS
= 200
V
,
I
D
= 8.8 A,
—
—
V
GS
= 10 V
Drain-Source Diode Characteristics and Maximum Ratings
I
S
Maximum Continuous Drain-Source Diode Forward Current
Maximum Pulsed Drain-Source Diode Forward Current
—
—
—
—
—
—
—
—
218
1.58
8.8
35.2
1.5
—
A
A
V
ns
µ
C
I
SM
V
SD
t
rr
V
GS
= 0 V, I
S
= 8.8 A
GS
= 0 V, I
S
= 8.8 A,
dI
F
/ dt = 100 A/
µ
s
Drain-Source Diode Forward Voltage
Reverse Recovery Time
V
(Note 4)
Q
rr
Reverse Recovery Charge
—
Notes:
1. Repetitive Rating : Pulse width limited by maximum junction temperature
2. L = 5.9mH, I
= 8.8A, V
= 50V, R
= 25
Ω,
Starting T =
25°C
AS
DD
G
DSS,
J
3. I
≤
8.8A, di/dt
≤
300A/
µ
s, V
≤
BV
Starting T =
25°C
J
SD
DD
4. Pulse Test : Pulse width
≤
300
µ
s, Duty cycle
≤
2%
5. Essentially independent of operating temperature
©2004 Fairchild Semiconductor Corporation
Rev. A, March 2004
Typical Characteristics
V
G
S
Top :
15.0 V
10.0 V
8.0 V
7.0 V
6.5 V
6.0 V
5.5 V
5.0 V
10
1
10
0
10
1
10
0
150
o
C
Bottom :
4.5 V
25
o
C
-55
o
C
※
N
otes :
1. 250µ s Pulse Test
2. T
C
= 25
℃
※
Notes :
1. V
D
S
=
4
0V
2. 250µ s Pulse Test
-1
-1
10
10
-1
10
0
10
1
2
4
6
8
10
10
V
G
S
,
G
ate-Source Voltage [V]
V
D
S
,
D
rain-Source Voltage [V]
Figure 1. On-Region Characteristics
Figure 2. Transfer Characteristics
1.25
1.00
0.75
0.50
0.25
0.00
10
1
10
0
V
G
S
= 10V
150
℃
25
℃
V
G
S
=
2
0V
※
Notes :
1. V
G
S
= 0V
※
N
ote : T = 25
℃
2. 250µ s Pulse Test
J
-1
10
0.2
0.4
0.6
0.8
1.0
1.2
1.4
0
10
20
30
V
S
D
,
S
ource-Drain voltage [V]
I
D
,
D
rain Current [A]
Figure 3. On-Resistance Variation
vs
Drain Current and Gate Voltage
Figure 4. Body Diode Forward Voltage
Variation with Source Current
and Temperature
2000
1500
1000
500
0
12
10
8
C
iss
=
C
gs
+ C
g
d
(C
d
s
= shorted)
oss
= C
ds
+
C
gd
rss
=
C
gd
C
C
V
D
S
= 50V
V
D
S
= 125V
V
D
S
= 200V
C
iss
6
C
oss
4
C
rss
※
Notes :
1. V
G
S
= 0 V
2. f = 1 MHz
2
※
Note : I
D
= 8.8A
0
10
0
10
1
-1
0
5
10
15
20
25
30
10
Q
G
, Total Gate Charge [nC]
V
D
S
,
D
rain-Source Voltage [V]
Figure 5. Capacitance Characteristics
Figure 6. Gate Charge Characteristics
©2004 Fairchild Semiconductor Corporation
Rev. A, March 2004
Typical Characteristics
(Continued)
1.2
1.1
1.0
3.0
2.5
2.0
1.5
1.0
0.5
0.0
※
N
otes :
1. V
G
S
= 0 V
2. I
D
=
2
50 µ A
0.9
0.8
※
N
otes :
1. V
G
S
= 10 V
2. I
D
= 4.4 A
-100
-50
0
50
100
150
200
-100
-50
0
50
100
150
200
T,
J
unction Temperature [
o
C
]
T
J
, Junction Temperature [
o
C
]
J
Figure 7. Breakdown Voltage Variation
vs Temperature
Figure 8. On-Resistance Variation
vs Temperature
2
10
2
10
1
10
0
10
Operation in This Area
is Limited by R
D
S(on)
Operation in This Area
is Limited by R
D
S(on)
10
µ
s
100
µ
s
1
100
µ
s
10
1
m
s
10 ms
1
m
s
DC
10 ms
DC
0
10
※
N
otes :
※
N
otes :
1. T
C
=
2
5
o
C
1. T
C
=
2
5
o
C
2. T
J
=
1
50
o
C
3. Single Pulse
2. T
= 150
o
C
J
3. Single Pulse
-1
-1
10
10
10
0
10
1
10
2
0
1
2
10
10
10
V
D
S
,
D
rain-Source Voltage [V]
V
D
S
,
D
rain-Source Voltage [V]
Figure 9-1. Maximum Safe Operating Area
for FQP9N25C
Figure 9-2. Maximum Safe Operating Area
for FQPF9N25C
10
8
6
4
2
0
25
50
75
100
125
150
T
C
,
C
ase Temperature [
℃
]
Figure 10. Maximum Drain Current
vs Case Temperature
©2004 Fairchild Semiconductor Corporation
Rev. A, March 2004
Typical Characteristics
(Continued)
1 0
0
D = 0
.
5
※
N o
t
e s
:
1 .
θ
J
C
(
t)
Z
= 1
.
6 9
℃
/
W M
a x .
0
.
2
0
.
1
2 .
D u
t
y
F a c to r,
D = t
1
/
t
2
3 .
T
J M
–
T
C
=
P
D
* Z
θ
J
C
(
t)
M
1 0
–
1
0
.
0 5
0
.
0 2
0
.
0 1
P
DM
s in g le
p u ls e
t
1
t
2
1 0
–
2
1 0
–
5
1 0
–
4
1 0
–
3
1 0
–
2
1 0
–
1
1 0
0
1 0
1
t
1
, S
q u a
r
e
W a
v e
P u ls e
D u ra tio n
[s e c ]
Figure 11-1. Transient Thermal Response Curve for FQP9N25C
D = 0
.
5
1 0
0
※
N o
t
e s
:
0 .2
1 .
θ
J C
(
t)
Z
= 3
.
2 9
℃
/
W M
a x.
2 .
D u
t
y
F a c to r,
D = t
1
/
t
2
0 .1
3 .
T
J
M
–
T
C
=
P
D M
* Z
θ
J C
(
t)
0 .0 5
0 .0 2
0 .0 1
1 0
–
1
P
DM
sin g le
p u lse
t
1
t
2
1 0
–
2
1 0
–
5
1 0
–
4
1 0
–
3
1 0
–
2
1 0
–
1
1 0
0
1 0
1
t
1
, S
q u a
r
e
W a
ve P
u ls e
D u ra tio n
[s e c ]
Figure 11-2. Transient Thermal Response Curve for FQPF9N25C
©2004 Fairchild Semiconductor Corporation
Rev. A, March 2004
Gate Charge Test Circuit & Waveform
V
GS
Same Type
50K
Ω
as DUT
10V
Q
g
12V
200nF
300nF
V
DS
V
GS
Q
gs
Q
gd
DUT
3mA
Charge
Resistive Switching Test Circuit & Waveforms
R
L
V
DS
90%
V
DS
V
DD
V
GS
R
G
10%
V
GS
DUT
10V
t
d(on)
t
r
t
d(off)
t
f
t
on
t
off
Unclamped Inductive Switching Test Circuit & Waveforms
BV
DSS
L
1
2
—-
——————–
BV
DSS
– V
DD
E
AS
=
L
I
AS
V
DS
I
D
2
BV
DSS
I
AS
R
G
V
DD
I
D
(t)
V
DD
V
DS
(t)
DUT
10V
t
p
t
p
Time
©2004 Fairchild Semiconductor Corporation
Rev. A, March 2004
Peak Diode Recovery dv/dt Test Circuit & Waveforms
+
DUT
V
DS
_
I
SD
L
Driver
R
G
Same Type
as DUT
V
DD
V
GS
• dv/dt controlled by
R
G
• I
SD
controlled by pulse period
Gate Pulse Width
V
GS
( Driver )
————————–
Gate Pulse Period
D =
10V
I
FM
, Body Diode Forward Current
I
SD
( DUT )
di/dt
I
RM
Body Diode Reverse Current
Body Diode Recovery dv/dt
V
SD
V
DS
( DUT )
V
DD
Body Diode
Forward Voltage Drop
©2004 Fairchild Semiconductor Corporation
Rev. A, March 2004
Package Dimensions
TO-220
4.50
±
0.20
9.90
±
0.20
(8.70)
+0.10
–0.05
1.30
ø3.60
±
0.10
1.27
±
0.10
1.52
±
0.10
0.80
±
0.10
+0.10
–0.05
0.50
2.40
±
0.20
2.54TYP
2.54TYP
[2.54
±
0.20
]
[2.54
±
0.20
]
10.00
±
0.20
Dimensions in Millimeters
©2004 Fairchild Semiconductor Corporation
Rev. A, March 2004
Package Dimensions
(Continued)
TO-220F
2.54
±
0.20
10.16
±
0.20
ø3.18
±
0.10
(7.00)
(0.70)
(1.00×45
°
)
MAX1.47
0.80
±
0.10
#1
0.35
±
0.10
+0.10
–0.05
0.50
2.76
±
0.20
2.54TYP
2.54TYP
[2.54
±
0.20
]
[2.54
±
0.20
]
9.40
±
0.20
Dimensions in Millimeters
©2004 Fairchild Semiconductor Corporation
Rev. A, March 2004
TRADEMARKS
The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not
intended to be an exhaustive list of all such trademarks.
ACEx™
FACT Quiet series™
ISOPLANAR™
POP™
Stealth™
ActiveArray™
Bottomless™
CoolFET™
FAST
®
FASTr™
FPS™
LittleFET™
Power247™
SuperFET™
SuperSOT™-3
SuperSOT™-6
SuperSOT™-8
SyncFET™
MICROCOUPLER™ PowerSaver™
MicroFET™
MicroPak™
PowerTrench
®
QFET™
CROSSVOLT
™ FRFET™
DOME™
GlobalOptoisolator™ MICROWIRE™
QS™
EcoSPARK™
E
2
CMOS™
EnSigna™
FACT™
GTO™
HiSeC™
I
2
C™
MSX™
QT Optoelectronics™
TinyLogic
®
MSXPro™
OCX™
Quiet Series™
TINYOPTO™
TruTranslation™
UHC™
RapidConfigure™
RapidConnect™
ImpliedDisconnect™ OCXPro™
OPTOLOGIC
®
OPTOPLANAR™
PACMAN™
SILENT SWITCHER
®
UltraFET
®
Across the board. Around the world.™
The Power Franchise™
SMART START™
SPM™
VCX™
Programmable Active Droop™
DISCLAIMER
FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY
PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY
LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN;
NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.
LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR
CORPORATION.
As used herein:
1. Life support devices or systems are devices or systems
which, (a) are intended for surgical implant into the body,
or (b) support or sustain life, or (c) whose failure to perform
when properly used in accordance with instructions for use
provided in the labeling, can be reasonably expected to
result in significant injury to the user.
2. A critical component is any component of a life support
device or system whose failure to perform can be
reasonably expected to cause the failure of the life support
device or system, or to affect its safety or effectiveness.
PRODUCT STATUS DEFINITIONS
Definition of Terms
Datasheet Identification
Product Status
Definition
Advance Information
Formative or In
Design
This datasheet contains the design specifications for
product development. Specifications may change in
any manner without notice.
Preliminary
First Production
This datasheet contains preliminary data, and
supplementary data will be published at a later date.
Fairchild Semiconductor reserves the right to make
changes at any time without notice in order to improve
design.
No Identification Needed
Obsolete
Full Production
This datasheet contains final specifications. Fairchild
Semiconductor reserves the right to make changes at
any time without notice in order to improve design.
Not In Production
This datasheet contains specifications on a product
that has been discontinued by Fairchild semiconductor.
The datasheet is printed for reference information only.
©2004 Fairchild Semiconductor Corporation
Rev. I8
