onsemi-NVMFS5C468NLAFT1G

Part #onsemi-NVMFS5C468NLAFT1G
Download 
onsemi-NVMFS5C468NLAFT1G
DATA SHEET  

MOSFET

– Powe
r
,
S
ingle  
N-Channel  
V
R
MAX  
I MAX  
D
(BR)DSS  
DS(ON)  
10.3 m
W
@ 10 V  
17.6 m
W
@ 4.5 V  
40 V  
37 A  
40
V
,
1
0.3 m
W
, 37 A  
D (5,6)  
NVMFS5C468NL  
Features  
Small Footprint (5×6 mm) for Compact Design  
G (4)  
Low R  
to Minimize Conduction Losses  
DS(on)  
Low Q
 
and Capacitance to Minimize Driver Losses  
G
S (1,2,3)  
N
−
CHANNEL MOSFET  
NVMFS5C468N
L
WF
−
Wettable Flank Option for Enhanced Optical  
Inspection  
AEC
−
Q101 Qualified and P
P
A
P Capable  
These Devices are Pb
−
Free and are RoHS Compliant  
MAXIMUM RATINGS
(T =
 
25
C unless otherwise noted)  
J
1
Parameter  
Drain
−
to
−
Source Voltage  
Symbol  
Value  
40  
Unit  
V
MARKING  
DIAGRAM  
DFN5  
(SO
−
8FL)  
CASE 488AA  
STYLE 1  
V
DSS  
D
Gate
−
to
−
Source Voltage  
V
GS  
20  
37  
V
S
S
S
G
D
D
Continuous Drain  
Current R  
T
= 25
C  
I
A
C
D
XXXXXX  
AYWZZ  
q
JC  
T
C
= 100
C  
26  
Steady  
State  
Power Dissipation  
T
C
= 25
C  
P
28  
14  
13  
W
A
D
D
R
q
JC  
T
C
= 100
C  
DFNW5  
(SO8FL WF)  
CASE 507BA  
Continuous Drain  
Current R  
T =
 
25
C  
I
A
D
q
JA  
T =
 
100
C  
A
9.2  
Steady  
State  
Power Dissipation  
T =
 
25
C  
A
P
3.5  
1.7  
190  
W
D
XXXXXX = 5C468L  
XXXXXX =
(NVMFS5C468NL) or  
XXXXXX =
468LWF  
R
q
JA  
T =
 
100
C  
A
Pulsed Drain Current  
T =
 
25
C, t
 
= 10
m
s  
I
DM  
A
A
p
XXXXXX =
(NVMFS5C468NLWF)  
Operating Junction and Storage
T
e
mperature  
T , T  
−
55 to  
+ 175  
C  
A
Y
= Assembly Location  
=
Y
e
ar  
J
stg  
W
ZZ  
= Work Week  
= Lot Traceability  
Source Current (Body Diode)  
I
31  
95  
A
S
Single Pulse Drain
−
to
−
Source Avalanche  
E
AS  
mJ  
Energy (I  
= 2 A)  
L(pk)  
Lead
T
e
mperature for Soldering Purposes  
T
260  
C  
L
ORDERING INFORMATION  
See detailed ordering, marking and shipping information on  
(1/8
from case for 10 s)  
Stresses exceeding those listed in the Maximum Ratings table may damage the  
device. If any of these limits are exceeded, device functionality should not be  
assumed, damage may occur and reliability may be affected.  
THERMAL RESISTANCE MAXIMUM RATINGS  
Parameter  
Symbol  
Value  
Unit  
Junction
−
to
−
Case
−
Steady State  
R
5.3  
43  
C/W  
q
JC  
Junction
−
to
−
Ambient
−

R
q
JA  
1. The
 
entire application environment impacts the thermal resistance values shown,  
they are not constants and are only valid for the particular conditions noted.  
2
2. Surface
−
mounted on FR4 board using a 650 mm
 
, 2 oz. Cu pad.  
3. Maximum
 
current for pulses as long as 1 second is higher but is dependent  
on pulse duration and duty cycle.  
Semiconductor Components Industries, LLC, 2016  
1
Publication Order Number:  
June, 2023
−
Rev. 5  
NVMFS5C468NL/D  
 

NVMFS5C468NL  
ELECTRICAL CHARACTERISTICS
(T =
 
25
C unless otherwise specified)  
J
Parameter  
Symbol  
Test Condition  
Min  
Typ  
Max  
Unit  
OFF CHARACTERISTICS  
Drain
−
to
−
Source Breakdown Voltage  
V
V
GS  
= 0
V
, I
 
=
2
50
m
A  
40  
V
(BR)DSS  
D
Drain
−
to
−
Source Breakdown Voltage  
T
e
mperature Coefficient  
V
/
24  
(BR)DSS  
mV/
C  
T
J
Zero Gate Voltage Drain Current  
I
V
= 0
V
,  
T =
 
25
C  
10  
DSS  
GS  
DS  
J
V
= 40 V  
m
A  
T =
 
125
C  
J
250  
100  
Gate
−
to
−
Source Leakage Current  
ON CHARACTERISTICS

Gate Threshold Voltage  
I
V
= 0
V
, V
 
=
2
0 V  
nA  
GSS  
DS  
GS  
V
V
= V
 
, I
 
= 20
m
A  
1.2  
2.0  
V
GS(TH)  
GS  
DS  
D
Threshold
T
e
mperature Coefficient  
Drain
−
to
−
Source On Resistance  
V
/T  
−
4.8  
8.6  
mV/
C  
GS(TH)  
J
R
V
= 10 V  
I
I
= 20 A  
= 20 A  
10.3  
17.6  
DS(on)  
GS  
D
m
W  
V
GS  
= 4.5 V  
14.5  
33  
D
Forward Transconductance  
g
FS  
V
=15
V
, I
 
=
2
0 A  
S
DS  
D
CHARGES, CAPACITANCES & GATE RESISTANCE  
Input Capacitance  
C
570  
230  
11  
ISS  
Output Capacitance  
C
OSS  
C
RSS  
V
= 0
V
, f = 1
M
Hz, V
 
= 25 V  
pF  
GS  
DS  
Reverse Transfer Capacitance  
T
o
tal Gate Charge  
Q
Q
V
GS  
= 10
V
, V
 
=
2
0 V; I
 
= 20 A  
7.3  
3.4  
0.9  
1.6  
1.0  
3.4  
nC  
nC  
G(TOT)  
G(TOT)  
DS  
D
T
o
tal Gate Charge  
Threshold Gate Charge  
Gate
−
to
−
Source Charge  
Gate
−
to
−
Drain Charge  
Plateau Voltage  
Q
G(TH)  
Q
V
GS  
= 4.5
V
, V
 
=
2
0 V; I
 
= 20 A  
nC  
V
GS  
GD  
GP  
DS  
D
Q
V
SWITCHING CHARACTERISTICS

Turn
−
On Delay Time  
t
7
43  
11  
2
d(ON)  
Rise Time  
t
r
V
= 4.5
V
, V
 
=
2
0
V
,  
DS  
GS  
D
ns  
V
I
= 20 A, R
 
= 1
W  
G
Turn
−
Off Delay Time  
t
d(OFF)  
Fall Time  
t
f
DRAIN
−
SOURCE DIODE CHARACTERISTICS  
Forward Diode Voltage  
V
T =
 
25
C  
0.88  
0.79  
18  
1.2  
SD  
J
V
S
= 0
V
,  
GS  
I
= 20 A  
T =
 
125
C  
J
Reverse Recovery Time  
Charge Time  
t
RR  
t
9
ns  
a
V
= 0
V
,
d
I
 
/dt = 100 A/
m
s,  
S
GS  
I
S
= 20 A  
Discharge Time  
t
9
b
Reverse Recovery Charge  
Q
6.0  
nC  
RR  
Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product  
performance may not be indicated by the Electrical Characteristics if operated under different conditions.  
4. Pulse
 
T
e
st: pulse width
v
300
m
s, duty cycle
v
2%.  
5. Switching
 
characteristics are independent of operating junction temperatures.  
2
 

NVMFS5C468NL  
TYPICAL CHARACTERISTICS  
35  
30  
25  
20  
15  
10  
35  
V
DS  
= 10 V  
10 V to 4.0 V  
3.6 V  
30  
25  
20  
15  
10  
3.2 V  
2.8 V  
T =
 
25
C  
J
5
0
5
0
T =
 
125
C  
J
T =
 
−
55
C  
J
0
0.4  
0.8  
1.2  
1.6  
2.0  
2.4  
2.8  
0
1
2
3
4
5
V
DS  
, DRAIN
−
TO
−
SOURCE VOLTAGE (V)  
V
GS  
, GATE
−
TO
−
SOURCE VOLTAGE (V)  
Figure 1. On
−
Region Characteristics  
Figure 2. Transfer Characteristics  
20  
18  
16  
14  
12  
10  
8
50  
45  
40  
35  
30  
25  
T =
 
25
C  
J
T =
 
25
C  
J
I
D
= 20 A  
V
GS  
V
GS  
= 4.5 V  
= 10 V  
20  
15  
10  
6
4
2
5
0
3
4
5
6
7
8
9
10  
0
10  
20  
30  
40  
50  
60  
70  
80  
V
GS  
, GATE
−
TO
−
SOURCE VOLTAGE (V)  
I ,
 
DRAIN CURRENT (A)  
D
Figure 3. On
−
Resistance vs. Gate
−
to
−
Source  
Figure 4. On
−
Resistance vs. Drain Current and  
Voltage  
Gate Voltage  
2.0  
1.E+05  
1.E+04  
1.9  
1.8  
1.7  
1.6  
1.5  
1.4  
1.3  
1.2  
1.1  
1.0  
0.9  
V
I
= 10 V  
= 20 A  
GS  
D
T =
 
175
C  
J
1.E+03  
1.E+02  
1.E+01  
T =
 
125
C  
J
T =
 
85
C  
J
0.8  
0.7  
−
50
−
25  
0
25  
50  
75  
100 125 150 175  
5
10  
15  
20  
25  
30  
35  
40  
T , JUNCTION TEMPERATURE (
C)  
J
V
DS  
, DRAIN
−
TO
−
SOURCE VOLTAGE (V)  
Figure 5. On
−
Resistance Variation with  
Figure 6. Drain
−
to
−
Source Leakage Current  
Temperature  
vs. Voltage  
3

NVMFS5C468NL  
TYPICAL CHARACTERISTICS  
10  
9
1.E+03  
Q
T
C
ISS  
8
7
6
5
4
3
C
OSS  
1.E+02  
1.E+01  
1.E+00  
Q
Q
GD  
GS  
C
RSS  
V
DS  
= 20 V  
V
= 0 V  
2
1
0
GS  
I
D
= 20 A  
T =
 
25
C  
J
T =
 
25
C  
J
f = 1 MHz  
0
5
10  
15  
20  
25  
30  
35  
40  
0
1
2
3
4
5
6
7
8
V
DS  
, DRAIN
−
TO
−
SOURCE VOLTAGE (V)  
Q ,
 
TOTAL GATE CHARGE (nC)  
G
Figure 7. Capacitance Variation  
Figure 8. Gate
−
to
−
Source vs. Total Charge  
100  
100  
t
r
V
GS  
= 0 V  
t
f
10  
1
t
t
d(off)  
T =
 
25
C  
J
10  
d(on)  
0.1  
V
V
= 4.5 V  
= 20 V  
GS  
0.01  
DS  
I
D
= 20 A  
T =
 
125
C  
T =
 
−
55
C  
J
J
1
1
0.001  
10  
R ,
 
GATE RESISTANCE (
W
)  
100  
0
0.2  
0.4  
, SOURCE
−
TO
−
DRAIN VOLTAGE (V)  
SD  
0.6  
0.8  
1.0  
1.2  
V
G
Figure 9. Resistive Switching Time Variation  
vs. Gate Resistance  
Figure 10. Diode Forward Voltage vs. Current  
100  
10  
1000  
100  
10  
1 ms  
500
m
s  
10 ms  
T (initial)
 
= 25
C  
J
T
C
= 25
C  
V
10 V  
GS  
T (initial)
 
= 100
C  
J
Single Pulse  
1
1
R
Limit  
DS(on)  
Thermal Limit  
Package Limit  
0.1  
0.1  
1E
−
4  
1E
−
3  
1E
−
2  
0.1  
1
10  
100  
V
DS  
(V)  
TIME IN AVALANCHE (s)  
Figure 11. Safe Operating Area  
Figure 12. I

PEAK

vs. Time in Avalanche  
4

NVMFS5C468NL  
TYPICAL CHARACTERISTICS  
100  
10  
1
50% Duty Cycle  
20%  
10%  
5%  
2%  
1%  
0.1  
Single Pulse  
0.01  
0.000001 0.00001  
0.0001  
0.001  
0.01  
0.1  
1
10  
100  
1000  
PULSE TIME (sec)  
Figure 13. Thermal Characteristics  
DEVICE ORDERING INFORMATION  
Device  
†
Marking  
Package  
Shipping  
NVMFS5C468N
L
T
1G  
5C468L  
DFN5  
1500 /
T
a
pe & Reel  
1500 /
T
a
pe & Reel  
5000 /
T
a
pe & Reel  
5000 /
T
a
pe & Reel  
1500 /
T
a
pe & Reel  
1500 /
T
a
pe & Reel  
(Pb
−
Free)  
NVMFS5C468N
L
W
FT1G  
NVMFS5C468N
L
T
3G  
468LWF  
5C468L  
468LWF  
5C468L  
468LWF  
DFNW5  
(Pb
−
Free, Wettable Flanks)  
DFN5  
(Pb
−
Free)  
NVMFS5C468N
L
W
FT3G  
NVMFS5C468NLAFT1G  
NVMFS5C468N
L
W
FAFT1G  
DFNW5  
(Pb
−
Free, Wettable Flanks)  
DFN5  
(Pb
−
Free)  
DFNW5  
(Pb
−
Free, Wettable Flanks)  
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our
T
a
pe and Reel Packaging  
Specifications Brochure, BRD8011/D.  
5

MECHANICAL CASE OUTLINE  
PACKAGE DIMENSIONS  
DFN5 5×6, 1.27P  
(SO
−
8FL)  
CASE 488AA  
ISSUE N  
1
SCALE 2:1  
2 X  
DATE 25 JUN 2018  
NOTES:  
1. DIMENSIONING
 
AND TOLERANCING PER  
ASME Y14.5M, 1994.  
0.20  
C
2. CONTROLLING
 
DIMENSION: MILLIMETER.  
3. DIMENSION
 
D1 AND E1 DO NOT INCLUDE  
MOLD FLASH PROTRUSIONS OR GATE  
BURRS.  
D
A
2
B
E
2 X  
D1  
MILLIMETERS  
0.20  
C
DIM  
A
A1  
b
c
D
D1  
D2  
E
E1  
E2  
e
G
K
L
L1  
M
MIN  
0.90  
0.00  
0.33  
0.23  
5.00  
4.70  
3.80  
6.00  
5.70  
3.45  
NOM  
1.00  
−−−  
0.41  
0.28  
5.15  
4.90  
4.00  
6.15  
MAX  
1.10  
0.05  
0.51  
0.33  
5.30  
5.10  
4.20  
6.30  
6.10  
3.85  
4 X  
q
E1  
2
c
A1  
5.90  
3.65  
1
2
3
4
1.27 BSC  
0.575  
1.35  
0.575  
0.125 REF  
3.40  
0.51  
1.20  
0.51  
0.71  
1.50  
0.71  
TOP VIEW  
C
SEATING  
DETAIL A  
PLANE  
0.10  
0.10  
C
C
3.00  
0
3.80  
q
−−−  
12  
A
_
_
GENERIC  
SIDE VIEW  
MARKING DIAGRAM*  
DETAIL A  
1

8X

b  
A B  
XXXXXX  
AYWZZ  
0.10  
0.05  
C
c
e/2  
e
L
1
4
XXXXXX =
 
Specific Device Code  
A
Y
= Assembly Location  
=
Y
e
ar  
K
RECOMMENDED  
SOLDERING FOOTPRINT*  
W
ZZ  
= Work Week  
= Lot Traceability  
E2  
2X  
PIN 5  
M
*This information is generic. Please refer to  
device data sheet for actual part marking.  
Pb
−
Free indicator, “G” or microdot “
G
”,  
may or may not be present. Some products  
may not follow the Generic Marking.  
(EXPOSED PAD)  
L1  
0.495  
4.560  
2X  
1.530  
D2  
G
2X  
BOTTOM VIEW  
0.475  
3.200  
1.330  
4.530  
STYLE 1:  
STYLE 2:  
PIN 1.
 
ANODE  
2. ANODE  
2X  
0.905  
PIN 1.
 
SOURCE  
2. SOURCE  
3. SOURCE  
4. GATE  
1
3. ANODE  
4. NO
 
CONNECT  
5. CATHODE  
0.965  
5. DRAIN  
4X  
1.000  
1.270  
PITCH  
DIMENSIONS: MILLIMETERS  
4X  
0.750  
*For additional information on our Pb
−
Free strategy and soldering  
details, please download the ON Semiconductor Soldering and  
Mounting
T
e
chniques Reference Manual, SOLDERRM/D.  
Electronic versions are uncontrolled except when accessed directly from the Document Repository.  
Printed versions
 
are uncontrolled
 
except when stamped
 
“CONTROLLED COPY” in red.  
DOCUMENT NUMBER:  
DESCRIPTION:  
98AON14036D  
DFN5 5×6, 1.27P (SO
−
8FL)  
PAGE 1 OF 1  
onsemi
and  
are trademarks of Semiconductor Components Industries, LLC dba
onsemi
or its subsidiaries in the United States and/or other countries.
onsemi
reserves  
the right to make changes without further notice to any products herein.
onsemi
makes no warranty, representation or guarantee regarding the suitability of its products for any particular  
purpose, nor does
onsemi
assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation  
special, consequential or incidental damages.
onsemi
does not convey any license under its patent rights nor the rights of others.  
©
Semiconductor Components Industries, LLC, 2018  

MECHANICAL CASE OUTLINE  
PACKAGE DIMENSIONS  
DFNW5 5×6 (FULL
−
CUT SO8FL WF)  
CASE 507BA  
ISSUE A  
DATE 03 FEB 2021  
q
q
GENERIC  
MARKING DIAGRAM*  
1
XXXXXX  
AYWZZ  
XXXXXX =
 
Specific Device Code  
*This information is generic. Please refer to  
device data sheet for actual part marking.  
Pb
−
Free indicator, “G” or microdot “
G
”,  
may or may not be present. Some products  
may not follow the Generic Marking.  
A
Y
= Assembly Location  
=
Y
e
ar  
W
ZZ  
= Work Week  
= Lot Traceability  
Electronic versions are uncontrolled except when accessed directly from the Document Repository.  
Printed versions
 
are uncontrolled
 
except when stamped
 
“CONTROLLED COPY” in red.  
DOCUMENT NUMBER:  
DESCRIPTION:  
98AON26450H  
DFNW5 5×6 (FULL
−
CUT SO8FL WF)  
PAGE 1 OF 1  
onsemi
and  
are trademarks of Semiconductor Components Industries, LLC dba
onsemi
or its subsidiaries in the United States and/or other countries.
onsemi
reserves  
the right to make changes without further notice to any products herein.
onsemi
makes no warranty, representation or guarantee regarding the suitability of its products for any particular  
purpose, nor does
onsemi
assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation  
special, consequential or incidental damages.
onsemi
does not convey any license under its patent rights nor the rights of others.  
©
Semiconductor Components Industries, LLC, 2018  

onsemi
,  
, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba “
onsemi
” or its affiliates  
and/or subsidiaries in the United States and/or other countries.
onsemi
owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property.  
A listing of
onsemi
’s product/patent coverage may be accessed at

.
onsemi
reserves the right to make changes at any time to any  
products or information herein, without notice. The information herein is provided “as
−
is” and
onsemi
makes no warranty, representation or guarantee regarding the accuracy of the  
information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does
onsemi
assume any liability arising out of the application or use  
of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products  
and applications using
onsemi
products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information  
provided by
onsemi
. “Typical” parameters which may be provided in
onsemi
data sheets and/or specifications can and do vary in different applications and actual performance may  
vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts.
onsemi
does not convey any license  
under any of its intellectual property rights nor the rights of others.
onsemi
products are not designed, intended, or authorized for use as a critical component in life support systems  
or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should  
Buyer purchase or use
onsemi
products for any such unintended or unauthorized application, Buyer shall indemnify and hold
onsemi
and its officers, employees, subsidiaries, affiliates,  
and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death  
associated with such unintended or unauthorized use, even if such claim alleges that
onsemi
was negligent regarding the design or manufacture of the part.
onsemi
is an Equal  
Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.  
ADDITIONAL INFORMATION  
TECHNICAL PUBLICATIONS
:  
onsemi Website:

For additional information, please contact your local Sales Representative at