onsemi-SFR9034TM

SFR/U9034  

Advanced Power MOSFET  

FEATURES  

BV

DSS

= -60

 

V  

R

DS(on)

= 0.14

 

Ω

 

I

D

= -14

 

A  

ν

ν

ν

ν

ν

ν

ν

Avalanche Rugged Technology  

Rugged Gate Oxide Technology  

Lower Input Capacitance  

Improved Gate Charge  

Extended Safe Operating Area  

Lower Leakage Current : 10

 

µ

A (Max.)

 

@ V

DS

= -60V  

Lower R

DS(ON)

: 0.106

 

Ω

(Typ.)  

D-PAK  

I-PAK  

2

1

1

2

3

3

1. Gate

 

2. Drain

 

3. Source  

Absolute Maximum Ratings  

Symbol  

Characteristic  

Value  

-60  

Units  

V

DSS  

Drain-to-Source Voltage  

V

Continuous Drain Current (T

C

=25

o

C)  

Continuous Drain Current (T

C

=100

o

C)  

Drain Current-Pulsed  

-14  

I

D  

A

-9.8  

56  

1

I

DM  

V

GS  

E

AS  

I

AR  

A

V

O

Gate-to-Source Voltage  

±

25  

505  

-14  

2

Single Pulsed Avalanche Energy  

Avalanche Current  

mJ  

A

O

1

O

1

E

AR  

dv/dt  

Repetitive Avalanche Energy  

4.9  

mJ  

V/ns  

W

O

3

Peak Diode Recovery dv/dt  

-5.5  

2.5  

O

o

*

Total Power Dissipation (T

A

=25 C)  

Total Power Dissipation (T

C

=25

o

C)  

Linear Derating Factor  

P

D  

49  

W

W/

o

C  

0.39  

Operating Junction and  

T

J

, T

STG  

– 55

 

to +150  

300  

Storage Temperature Range  

Maximum Lead Temp. for Soldering  

Purposes, 1/8”

 

from case for 5-seconds  

T

L  

Thermal Resistance  

Symbol  

Characteristic  

Typ.  

Max.  

Units  

R

θ

JC  

Junction-to-Case  

Junction-to-Ambient  

Junction-to-Ambient  

—  

—  

—  

2.55  

50  

R

θ

JA  

R

θ

JA  

*

110  

*

When mounted on the minimum pad size recommended

 

(PCB Mount).  

Rev. C  

P-CHANNEL  

POWER MOSFET  

SFR/U9034  

Electrical Characteristics

(T

C

=25

o

C unless otherwise specified)  

Symbol  

BV

DSS  

Characteristic  

Min. Typ. Max.

 

Units  

Test Condition  

V

Drain-Source Breakdown Voltage  

Breakdown Voltage Temp. Coeff.  

Gate Threshold Voltage  

V

V/

o

C  

V

-60  

— -0.05

 

—  

-2.0 —

 

-4.0  

— -100  

—  

—  

∆

BV/

∆

T

J  

V

GS(th)  

I

D

=-250

µ

A  

See Fig 7  

V

V

V

Gate-Source Leakage

 

, Forward  

Gate-Source Leakage

 

, Reverse  

—  

—  

—  

—  

I

GSS  

nA  

—  

—  

100  

-10  

V

DS

=-60V  

I

DSS  

Drain-to-Source Leakage Current  

µ

A  

V

— -100  

Static Drain-Source  

On-State Resistance  

Forward Transconductance  

Input Capacitance  

4

R

DS(on)  

V

GS

=-10V,I

D

=-7.0A  

V

DS

=-30V,I

D

=-7.0A  

—  

—  

Ω

O

0.14  

Ω

4

g

fs  

C

iss  

C

oss  

C

rss  

t

d(on)  

t

r  

—  

—  

—  

—  

—  

—  

—  

—  

—  

—  

—  

8.1  

—  

O

890 1155  

V

GS

=0V,V

DS

=-25V,f =1MHz  

Output Capacitance  

Reverse Transfer Capacitance  

Turn-On Delay Time  

Rise Time  

400  

125  

40  

60  

95  

65  

38  

—  

265  

84  

14  

24  

43  

28  

30  

5.3  

12  

pF  

ns  

See Fig 5  

V

DD

=-30V,I

D

=-18A,  

Ω

R

G

=12  

t

d(off)  

t

f  

Turn-Off Delay Time  

Fall Time  

See Fig 13  

4

5

OO  

Q

g  

Total Gate Charge  

Gate-Source Charge  

Gate-Drain(“Miller”) Charge  

V

DS

=-48V,V

GS

=-10V,  

Q

gs  

Q

gd  

nC  

I

D

=-18A  

4

5

—  

See Fig 6 & Fig 12

 

OO  

Source-Drain Diode Ratings and Characteristics  

Symbol  

I

S  

Characteristic  

Continuous Source Current  

Pulsed-Source Current  

Diode Forward Voltage  

Reverse Recovery Time  

Reverse Recovery Charge  

Min. Typ. Max.

 

Units  

Test Condition  

Integral reverse pn-diode  

in the MOSFET  

T

J

=25

o

C,I

S

=-14A,V

GS

=0V  

T

J

=25

o

C,I

F

=-18A  

—  

—  

—  

—  

—  

—  

-14  

-56  

-3.9  

—  

A

1

I

SM  

O

4

V

SD  

t

rr  

V

—  

O

ns  

µ

C  

85  

4

Q

rr  

— 0.25 —  

di

F

/dt=100A/

µ

s  

O

Notes ;  

1 Repetitive Rating : Pulse Width Limited by Maximum Junction Temperature  

O

L=3.0mH, I

AS

=-14A, V

DD

=-25V, R

G

=27

Ω

*

, Starting T

J

=25

o

C  

2

O

I

<

-18A, di/dt

 

<

300A/

µ

s, V

DD

<

BV

DSS

, Starting T

J

=25

o

C  

3

_

_

_

O

SD  

4

_

Pulse Test : Pulse Width = 250

µ

s, Duty Cycle

<

2%  

O

5

Essentially Independent of Operating Temperature  

O

P-CHANNEL  

POWER MOSFET  

SFR/U9034  

Fig 1.

 

Output Characteristics  

Fig 2.

 

Transfer Characteristics  

V

GS  

Top :  

–

1

5 V  

–

1

0 V  

– 8.0 V  

–

7

.0 V  

– 6.0 V  

–

5

.

5

V  

–

5

.0 V  

1

10  

1

10  

Bottom :

 

– 4.5V  

150

o

C  

0

10  

25

o

C  

@

N

otes :  

1. V

GS

= 0 V  

2. V

DS

=

–

30 V  

@

N

otes :  

0

–

5

5

o

C  

10  

1. 250

 

s Pulse Test  

µ

3. 250

 

s Pulse Test  

µ

2. T

 

= 25

o

C  

C

-1  

10  

-1  

0

1

2

4

6

8

10  

10  

10  

10  

-V

G

S

,

G

ate-Source Voltage

 

[V]  

-V

D

S

,

D

rain-Source Voltage

 

[V]  

Fig 3.

 

On-Resistance vs. Drain Current  

Fig 4.

 

Source-Drain Diode Forward Voltage  

0.4  

0.3  

0.2  

0.1  

0.0  

1

10  

V

0

10  

150

o

C  

@

N

otes :  

1. V

GS

= 0 V  

25

o

C  

2. 250

 

s Pulse Test  

µ

V

@

N

ote : T

 

= 25

o

C  

J

-1  

10  

0

10  

20  

30  

40  

50  

60  

70  

0.5  

1.0  

1.5  

2.0  

2.5  

3.0  

3.5  

4.0  

-I , Drain Current [A]  

-V

S

D

,

S

ource-Drain Voltage

 

[V]  

D

Fig 5.

 

Capacitance vs. Drain-Source Voltage  

Fig 6.

 

Gate Charge vs. Gate-Source Voltage  

1500  

1200  

900  

C

gs ds  

C

ds gd  

V

10  

5

C

i

ss  

C

r

ss

=

C  

V

gd  

V

C

o

ss  

@

N

ote

s

:  

1. V

G

S

= 0 V  

600  

2.

f

= 1

M

Hz  

C

r

ss  

300  

@

N

ote

s

:I

=

-18 A  

D

0

0  

10  

0

1

0

5

10  

15  

20  

25  

30  

35  

10  

Q ,

T

otal Gate Charge [nC]  

-V ,

 

Drain-Source Voltage [V]  

G

DS  

P-CHANNEL  

POWER MOSFET  

SFR/U9034  

Fig 7.

 

Breakdown Voltage vs. Temperature  

Fig 8.

 

On-Resistance vs. Temperature  

1.2  

1.1  

1.0  

0.9  

0.8  

2.5  

2.0  

1.5  

1.0  

0.5  

0.0  

@

N

otes :  

1. V

GS

=

–

10 V  

@

N

otes :  

1. V

GS

= 0 V  

2. I

 

= -9.0 A  

D

2. I

 

= -250  

A

µ

D

-75 -50 -25  

0

25  

50  

75  

100 125 150 175  

o

-75 -50 -25  

0

25  

50  

75  

100 125 150 175  

o

T ,

J

unction Temperature

[

C

]  

T ,

J

unction Temperature

[

C

]  

J

J

Fig 9.

 

Max. Safe Operating Area  

Fig 10.

 

Max. Drain Current vs. Case Temperature  

15  

Operation in This Area  

is Limited by R

DS(on)  

2

10  

12  

9

0.1 ms  

1

m

s  

1

10  

10 ms  

DC  

6

@

N

otes :  

1. T

 

= 25

o

C  

C

0

10  

2. T

 

= 150

o

C  

J

3

3. Single Pulse  

-1  

0

10  

0

1

2

25  

50  

75  

100  

125  

150  

10  

10  

10  

o

T ,

C

ase Temperature

[

C

]  

-V

D

S

,

D

rain-Source Voltage

 

[V]  

c

Fig 11.

 

Thermal Response  

D=0.5  

10

0  

@ Notes :  

1. Z  

(t)=2.55

o

C/W Max.  

0.2  

2. Duty Factor, D=t

1

/t

2  

3. T

J

M

-T

C

=P

D

M

*Z

θ

J

C

(t)  

0.1  

P

.

DM  

0.05  

10

–

1  

0.02  

0.01  

t

1.  

t

2.  

single pulse  

10

–

5  

10

–

4  

t

1  

10

–

3  

10

–

2  

10

–

1  

10

0  

10

1  

,

Square Wave Pulse Duration

 

[sec]  

P-CHANNEL  

POWER MOSFET  

SFR/U9034  

Fig 12.

 

Gate Charge Test Circuit

 

& Waveform  

“ Current Regulator ”  

V

GS  

Same Type  

as DUT  

Ω

50K  

Q

g  

12V  

200nF  

-10V  

300nF  

V

DS  

Q

gs  

Q

gd  

V

GS  

DUT  

R

2  

-3mA  

R

1  

Charge  

Current Sampling (I

G

) Current

 

Sampling (I

D

)  

Resistor Resistor  

Fig 13.

 

Resistive Switching Test Circuit

 

& Waveforms  

R

L  

t

on  

t

off  

V

out  

V

in  

t

f  

t

d(on)  

t

r  

t

d(off)  

V

DD  

( 0.5 rated V

DS  

)

V

in  

10%  

R

G  

DUT  

-10V  

90%  

V

out  

Fig 14.

 

Unclamped Inductive Switching Test Circuit

 

& Waveforms  

BV

DSS  

1

2

2

L

L  

I

D  

—-  

——————–  

BV

DSS

— V

DD  

E

AS  

=

L

L

I

AS  

V

DS  

t

p  

Time  

Vary t

p

to obtain  

required peak I

D  

V

DD  

V

DS

(t)  

R

G  

C

V

DD  

I

D

(t)  

DUT  

-10V  

I

AS  

BV

DSS  

t

p  

P-CHANNEL  

POWER MOSFET  

SFR/U9034  

Fig 15.

 

Peak Diode Recovery dv/dt Test Circuit

 

& Waveforms  

+

V

DS  

DUT  

—  

I

S  

L

Driver  

V

GS  

Compliment of DUT  

(N-Channel)  

R

G  

V

DD  

V

GS  

• dv/dt controlled by “R

G

”  

• I

S

controlled by Duty Factor “D”  

Gate Pulse Width  

————————–  

V

GS  

D =  

Gate Pulse Period  

10V  

( Driver )  

Body Diode Reverse Current  

I

RM  

I

S  

( DUT )  

di/dt  

I

FM

, Body Diode Forward Current  

V

f  

V

DS  

( DUT )  

Body Diode  

V

DD  

Forward Voltage Drop  

Body Diode Recovery dv/dt  

TRADEMARKS  

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is  

not intended to be an exhaustive list of all such trademarks.  

ACEx™  

PACMAN™  

POP™  

Power247™  

PowerTrench  

QFET™  

QS™  

SPM™  

Stealth™  

SuperSOT™-3  

SuperSOT™-6  

SuperSOT™-8  

SyncFET™  

ImpliedDisconnect™  

ISOPLANAR™  

LittleFET™  

MicroFET™  

MicroPak™  

MICROWIRE™  

MSX™  

FACT™  

ActiveArray™  

Bottomless™  

CoolFET™  

CROSSVOLT

™  

DOME™  

EcoSPARK™  

E

2

CMOS

TM  

EnSigna

TM  

FACT Quiet Series™  

â

FAST  

â

FASTr™  

FRFET™  

GlobalOptoisolator™  

GTO™  

HiSeC™  

I

2

C™  

QT Optoelectronics™

 

TinyLogic™  

Quiet Series™  

RapidConfigure™  

RapidConnect™  

TruTranslation™  

UHC™  

UltraFET  

MSXPro™  

OCX™  

â

OCXPro™  

OPTOLOGIC  

Across the board. Around the world.™  

The Power Franchise™  

Programmabl

e

A

ctive Droop™  

â

â

SILENT SWITCHER

 

VCX™  

SMAR

T

S

TART™  

OPTOPLANAR™  

DISCLAIMER  

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER  

NOTICE T

O

A

NY PRODUCTS HEREIN TO IMPROVE RELIABILIT

Y

,

F

UNCTION OR DESIGN. FAIRCHILD  

DOES NO

T

A

SSUM

E

A

NY LIABILIT

Y

A

RISING OUT OF TH

E

A

PPLICATION OR USE O

F

A

NY PRODUCT  

OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT  

RIGHTS, NOR THE RIGHTS OF OTHERS.  

LIFE SUPPORT POLICY  

FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT  

DEVICES OR SYSTEMS WITHOU

T

T

HE EXPRESS WRITTE

N

A

PPROVA

L

O

F FAIRCHILD SEMICONDUCTOR CORPORATION.  

As used herein:  

1. Life support devices or systems are devices or  

systems which, (a) are intended for surgical implant into  

the body, or (b) support or sustain life, or (c) whose  

failure to perform when properly used in accordance  

with instructions for use provided in the labeling, can be  

reasonably expected to result in significant injury to the  

user.  

2. A critical component is any component of a life  

support device or system whose failure to perform can  

be reasonably expected to cause the failure of the life  

support device or system, or to affect its safety or  

effectiveness.  

PRODUCT STATUS DEFINITIONS  

Definition of Terms  

Datasheet Identification  

Product Status  

Definition  

Advance Information  

Formative or  

In Design  

This datasheet contains the design specifications for  

product development. Specifications may change in  

any manner without notice.  

Preliminary  

First Production  

This datasheet contains preliminary data, and  

supplementary data will be published at a later date.  

Fairchild Semiconductor reserves the right to make  

changes at any time without notice in order to improve  

design.  

No Identification Needed  

Obsolete  

Full Production  

This datasheet contains final specifications. Fairchild  

Semiconductor reserves the right to make changes at  

any time without notice in order to improve design.  

Not In Production  

This datasheet contains specifications on a product  

that has been discontinued by Fairchild semiconductor.  

The datasheet is printed for reference information only.  

Rev. I1