RENESAS-F1320NBGI8
| Part # | RENESAS-F1320NBGI8 |
Download  | RENESAS-F1320NBGI8 |
F
EATURES
(I
OR
Q
PATH
)
G
ENERAL
D
ESCRIPTION
Wide flat performance IF BW
Wide RF and LO BWs (~ 0.8 GHz)
Ideal for Multi-Carrier Systems
Drives ADC directly
Ultra linear
+43 dBm IP3
O
Low Noise Figure
Excellent ACLR performance
2
00 Ω
output impedance
Fully integrated DPD demodulator
6×6 36 pin package
Standby Mode w/Fast Recovery
I
CC
:
262 mA
This document describes the specification for the
IDTF1320
D
igital
P
re-
D
istortion Demodulator for PA
linearization. This
device is one of 2 variants to cover
common UTRA bands.
See the Part# Matrix below for
details.
C
OMPETITIVE
A
DVANTAGE
In typical basestation transmitters a digital pre-distortion
loop is employed to improve the Transmitter
performance. The
signal coming out of the PA is
sampled so that the I&Q data at Baseband can be pre-
distorted before being sent to the Tx DAC to counteract
the distortion inherent in the downstream PA.
The signal
coupled from the PA is adjusted via a digital step
attenuator to a lower level and then sub-sampled at an
IF frequency of ~200 MHz which necessitates the need
for a highly linear demodulator to downmix to
quadrature IF from the Transmit frequency.
By
sampling IF_I and IF_Q independently and then digitally
combining these signals, an effective doubling of the
sample rate can be achieved.
Any distortion in this path
will degrade the performance of the DPD algorithm.
By
utilizing an ultra-linear demodulator w/integrated DSA
such as the IDTF1320, the ACLR and/or power
consumption of the full Tx system can be improved
significantly.
D
EVICE
B
LOCK
D
IAGRAM
CSb SDI CLK
SPI
DEC
IF
I
SPLIT
STBY
I
SET
Bias
Control
2
90
O
.
I
BIAS
RFSW
LOSW
RF
IN_Y
RF
IN_X
IF
Q
LO
IN_A
LO
IN_B
DPD full path ACLR:
1 dB
Icc: DPD
function Power
Consumption
40%
RF VCO
Zero-Distortion
TM
Demod
eliminates 2 IF amps
O
RDERING
I
NFORMATION
Integrates 2 BPFs, 2 Baluns,
2 SP2Ts
Omit IDT
prefix
0.8 mm height
Tape &
Reel
Glitch-Free
TM
gain control
package
TM
Glitch-Free
TM
IDT
F1320NBGI8
P
ART
# M
ATRIX
RF product Line
Green Industrial
Part#
RF range
UTRA
bands
IF freq
range
Typ.
Gain
Injection
Temp range
5,6,8,12,13,
14,17
High Side
or Low Side
F1320
550 – 1150
20 – 350
12.5
1,2,3,4,9,10
7,21, 24, 38
High Side
or Low Side
F1370
1300 – 2900
20 – 500
12.5
IDT Zero-Distortion
TM
, Glitch-Free
TM
DPD Receiver
1
Rev4 January 2014
A
BSOLUTE
M
AXIMUM
R
ATINGS
V
CC
to GND
SW_Latch, DATA, CSb, CLK
STBY
-0.3V to +5.5V
0V to 3.6V
0V to V
CC
IF_I+, IF_I-, IF_Q+, IF_Q-
IF_BiasI, IF_BiasQ to GND
LO_ADJ to GND
RF Input Power (Into RFIN_X or RFIN_Y)
Continuous Power Dissipation
θ
JA
(Junction
–
Ambient)
1V to (Vcc + 0.3V)
-0.3V to +1.2V
2.1V to 4.0V
+27 dBm
2.5W
+40°C/W
θ
JC
(Junction
–
Case)
The Case is defined as the exposed paddle
Operating Temperature Range (Case Temperature)
Maximum Junction Temperature
Storage Temperature Range
Moisture Sensitivity Level
+3°C/W
T
C
= -40°C to +105°C
150°C
-65°C to +150°C
1
Lead Temperature (soldering, 10s)
+260°C
Stresses above those listed above may cause permanent damage to the device. Functional operation of the
device at these or any other conditions above those indicated in the operational section of this specification is
not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
IDT Zero-Distortion
TM
, Glitch-Free
TM
DPD Receiver
2
Rev4 January 2014
IDTF1320 S
PECIFICATION
Refer to Typical Application
Circuit when operated with
V
CC
= +5.0V, T
CASE
= 25C, ,
F
RF
= 860 MHz
,
F
LO
= 1060 MHz
, Gain = G
MAX
, P
LO
= 0
dBm, T
C
= +25°C, STBY = GND, unless otherwise noted.
Full Lineup measured through to I or Q path.
IF Transformers and RF trace
losses de-embedded.
Parameter
Comment
Symbol
V
IH
min
2.3
typ
max
units
For
STBY, DATA, CSb, CLK, SW_Latch
For
STBY, DATA, CSb, CLK, SW_Latch
V
H
= 2.3V, V
L
= 0V
Logic Input High
Logic Input Low
Logic Current
V
V
IL
0.5
V
I
IH,
I
IL
-135
+10
μA
4.75 to
5.25
Supply Voltage(s)
All V
CC
(operating range)
V
CC
V
Temperature Range
Supply Current
Operating Range
Total V
CC
T
CASE
I
SUPP
I
STBY
F
RF
-40
+105
290
1
27
degC
mA
262
22
Supply Current
Standby Mode:
STBY > V
IH
Sets LO freq range
Sets LO freq range
mA
RF Freq Range
700
100
1100
250
MHz
MHz
IF center Freq Range
F
IF
.
.
.
.
Measure Gain at I&Q
Gain setting = G
MAX
Oversample Operating
Range
F
RFD
550
20
1150
350
MHz
MHz
F
LO
= 950 MHz, 1080 MHz
Gain Delta <
2.5 dB
.
.
.
.
Measure Gain at I&Q
Gain setting = G
MAX
Oversample IF Range
IF Linearity BW
F
IFD
F
LO
= 950 MHz, 1080 MHz
Gain Delta < 2.5 dB
.
.
.
.
.
RF Freq = 860 MHz
IP3O > +39 dBm
From RF_INX to I+,I- & Q+,Q-
Pin = -11 dBm/Tone
Gain setting = G
MAX
IF
LIN
100
300
MHz
MHz
.
.
.
.
.
IF Freq = 200 MHz
IP3O > +37.5 dBm
From RF_INX to I+,I- & Q+,Q-
Pin = -11 dBm/Tone
Gain setting = G
MAX
RF Linearity BW
RF
LIN
700
500
1100
1300
.
Operating Range
LO Freq Range
F
LOH
P
LO
Z
RF
Z
IF
MHz
dBm
Ω
LO Power
Operating Range
-3 to +3
50
RF Input Impedance
IF Output Impedance
LO port Impedance
Single Ended (RL > 10 dB)
Differential (RL > 10 dB)
Single Ended (RL > 10 dB)
200
50
Ω
Z
LO
Ω
.
.
.
From RF_INX to I+,I- & Q+,Q-
Gain setting = G
MAX
Pin = -11 dBm
G
MAX
or
ATTN
MIN
Gain maximum
Gain minimum
11
12.5
14
dB
dB
.
.
.
From RF_INX to I+,I
Gain setting = G
MIN
Pin = +14 dBm
G
MIN
or
ATTN
MAX
-15
-13.5
-12
IDT Zero-Distortion
TM
, Glitch-Free
TM
DPD Receiver
3
Rev4 January 2014
IDTF1320 S
PECIFICATION
– C
ONTINUED
Refer to Typical Application
Circuit when operated with
V
CC
= +5.0V, T
CASE
= 25C, ,
F
RF
= 860 MHz
,
F
LO
= 1060 MHz
, Gain = G
MAX
, P
LO
= 0
dBm, T
C
= +25°C, STBY = GND, unless otherwise noted.
Full Lineup measured through to I or Q path.
IF Transformers and RF trace
losses de-embedded
.
Parameter
Comment
Symbol
min
typ
max
units
.
.
From RF_INX to I+,I- out
Gain setting = G
MAX
Noise Figure
NF
18.3
dB
.
.
.
.
Measured at I+,I- and Q+,Q-
P
IN
= -11 dBm per tone
5 MHz Tone Separation
Gain setting = G
MAX
43
42
Output IP3
–
G
MAX
Output IP3
–
G
-20
2
nd
Harmonic
IP3
MAX
IP3
-20
H2
39
39
2
-70
59
dBm
dBm
dBc
.
.
.
.
Measured at I+,I- and Q+,Q-
P
IN
= +9 dBm per tone
5 MHz Tone Separation
Gain setting = G
-20
.
.
.
.
Measured at I+,I- and Q+,Q-
P
IN
= -11 dBm
-76
65
F
RF
= 860, F
LO
= 970
Gain setting = G
MAX
.
.
.
.
Measured at I+,I- and Q+,Q-
P
IN
= -11 dBm per tone
5 MHz Tone Separation
Gain setting = G
MAX
Output IP2
IP2
O
dBm
.
.
.
Measured at I+,I- and Q+,Q-
P
IN
= +4 dBm
Output compression
Gain Ripple1
C
0.3
0.8
1.1
2
1
dB
dB
Gain setting = G
MAX
.
.
.
Fixed LO = 1020 MHz
RF = 650 to 1000 MHz
IF = 20 to 370 MHz
Ripple1
Ripple2
GDD
1.4
1.5
.
.
.
Fixed LO = 1061.5 MHz
RF = 591.5MHz to 1041.5MHz
IF = 20 to 470 MHz
Gain Ripple2
dB
.
.
.
Fixed LO = 1020 MHz
RF = 650 to 1000 MHz
IF = 20 to 350 MHz
Group Delay Distortion
nsec
.
.
.
From RF_INX to I+,I- & Q+,Q-
Gain setting = G
MAX
Pin = -11 dBm
Quadrature Amplitude
Balance
BAL
G
BAL
Φ
-0.2
-3
0.2
+3
dB
Quadrature Phase
Balance
.
.
F
RF
= 860, F
LO
= 1060
degrees
Measure with 20 GSa/sec scope
.
.
.
.
F
RF
= 860, F
LO
= 1060
Amplitude Balance over
environmentals
Tc = -40C to 100C
-0.4
-3
+0.4
dB
BAL
G
BAL
Φ
LO drive = -3 dBm to +3 dBm
Measure with 20 GSa/sec scope
.
.
.
.
F
RF
= 860, F
LO
= 1060
Quadrature Phase
Balance over
environmentals
Tc = -40C to 100C
+3
degrees
LO drive = -3 dBm to +3 dBm
Measure with 20 GSa/sec scope
LO to IF leakage
LO to RF leakage
RF to IF isolation
Attenuator Range
ISO
LI
ISO
LR
ISO
RI
-30
-40
-25
dBm
dBm
dB
-32
-23
Range
25.5
dB
IDT Zero-Distortion
TM
, Glitch-Free
TM
DPD Receiver
4
Rev4 January 2014
IDTF1320 S
PECIFICATION
– C
ONTINUED
Refer to Typical Application
Circuit when operated with
V
CC
= +5.0V, T
CASE
= 25C, ,
F
RF
= 860 MHz
,
F
LO
= 1060 MHz
, Gain = G
MAX
, P
LO
= 0
dBm, T
C
= +25°C, STBY = GND, unless otherwise noted.
Full Lineup measured through to I or Q path.
IF Transformers and RF trace
losses de-embedded
.
Parameter
Comment
Symbol
min
typ
max
units
.
.
.
Step from 15.5 to 16 dB
Step from 16 to 15.5 dB
Measure maximum excursion
Attenuator Glitching
ATTN
G
0.5
dB
Attenuator Step Accuracy
Attenuator Abs. Accuracy
Attenuator Resolution
Serial Clock Speed
Data to Clock Setup
Data to Clock Hold
Clock to CS Setup
DNL
INL
0.2
0.2
0.5
20
dB
dB
dB
MHz
ns
0.5
50
LSB
F
CLOCK
T
S
SPI 3 wire bus
SPI 3 wire bus
SPI 3 wire bus
SPI 3 wire bus
SPI 3 wire bus
3
3
3
5
T
H
ns
T
EN
ns
T
W
Clock Pulse Width
ns
ISO
LOSW
ISO
RFSW
LO Switch Isolation
RF Switch Isolation
-45
-45
-36
-43
dB
dB
RF Switch and attenuator settling times
3
EN
ON
EN bit on
EN bit off
100
EN
OFF
50
RF switched X to Y (no Y
signal)
130
RF
SWXY
RF
SWYX
LO
SWAB
LO
SWBA
RF switched Y to X (no Y
signal)
200
40
LO switched A to B (no B
signal)
LO_INA: 1050MHz, +3dBm
RF_INX: 850MHz, -10dBm
LO switched B to A (no B
signal)
20
nsec
Attenuator switched 0dB
to 25.5dB (max)
300
300
250
300
Attenuator switched
25.5dB (max) to 0dB
ATT
SETL
Attenuator switched
15.5dB to 16dB
Attenuator switched 16dB
to 15.5dB
S
PECIFICATION
N
OTES
:
1
–
Items in min/max columns in
bold italics
are Guaranteed by Test
2
–
All other Items in min/max columns are Guaranteed by Design Characterization
3
–
Excludes SPI write time
IDT Zero-Distortion
TM
, Glitch-Free
TM
DPD Receiver
5
Rev4 January 2014
P
OWER
–
ON SEQUENCE
The power-on sequence ensures F1320 works in default mode once powered on.
If the F1320 is programmed after
applying DC power, the following power-on sequence is not needed.
The power-on sequence should be:
1. CSb
& SW_LATCH must be set low at power-on
2. Once
powered on, first set SW_LATCH high, then set CSb high
3. Proceed
with normal programming.
The default state after using power-on sequence:
Maximum attenuation
RF_INX, LO_INA selected
Normal operation (not Standby Mode)
S
ERIAL PROGRAMMING
The device is programmed via the serial port by asserting Chip Select (CSb).
Note: Most-Significant-Bit first,
where the Address Word is the Most-Significant-Byte.
Serial mode timing diagram high level:
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
CLK
Data Word
Latched into
Register
SW_Latch
CS
Polarity:
1 = ATTN ON
0 = ATTN OFF
Address Word A7
–
A0
Data Word D7
–
D0
1 = RFY
0 = RFX
1 = OFF
0 = ON
1 = LOB
0 = LOA
16 dB
8 dB
4 dB
2 dB
1 dB
0.5 dB
DATA
0
0
0
0
0
0
0
A4
A3 A2
A1 A0
D4
D3 D2
D1 D0
LSB RSV
A7
A6
A5
D7
D6
D5
LOSW
RFSW
RSV RSV
RSV RSV RSV
ENb RSV MSB
Clock in MSB first
Increasing time
IDT Zero-Distortion
TM
, Glitch-Free
TM
DPD Receiver
6
Rev4 January 2014
T
O PROGRAM THE SERIAL INTERFACE
:
If CSb is de-asserted (set to high), the serial interface will ignore the CLK line.
Once CSb is asserted (set to low), the
serial interface will recognize the CLK and any data present on DATA will be clocked into the registers with each
rising CLK edge.
After the 16
th
CLK cycle, and before the 17
th
CLK cycle, CSb must be de-asserted to successfully
program the part with the desired bytes.
If CSb is de-asserted before the 16
th
CLK cycle, or after the 17
th
CLK cycle,
there is no guarantee that the correct bytes will be programmed and the user will have to re-program the interface in
accordance with the aforementioned procedure.
SW_LATCH
PROGRAMMING SEQUENCE
When SW_LATCH is pinned high during the programming sequence, “RFSW” and “ENb” registers cannot be
programmed and therefore will not toggle.
If SW_LATCH is pinned low during the programming
sequence, the “RFSW” and “ENb” register will
toggle.
This can be prevented with the “Programming Sequence” below.
SW_LATCH (dashed)
CSb (solid)
RFSW
1
ENb
1
0
0
0
0
0
0
SDATA
SCLK
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
RFSW
LOSW
S
EQUENCE FOR PROGRAMMING REGISTERS
A<2>:A<0>
1) SW_Latch
= 1; CSb = 0
2)
CLK in 8- or 16-bit word,
do not de-assert (pull high) CSb
3) Set
SW_LATCH = 0 while CSb = 0 remains)
4) With
SW_Latch = 0, set CSb = 1
5) Set
SW_Latch = 1
6) Program
complete
S
PECIAL NOTE REGARDING PHASE OF
I & Q:
When LO is high-side injected, IF_I leads IF_Q by 90 degrees
When LO is low-side injected, IF_Q leads IF_I by 90 degrees
IDT Zero-Distortion
TM
, Glitch-Free
TM
DPD Receiver
7
Rev4 January 2014
S
ERIAL MODE TIMING DIAGRAM ZOOM
:
Th
Ts
Th
Ts
A7
A6
DATA
CLK
DATA
CLK
/CS
/CS
Ten
Ten
Data is shifted with the rising edge of CLK when /CS is low
The rising edge of /CS latches data into the device
L
OGIC
T
RUTH
T
ABLE
:
STBY
SW_LATCH
M
ODE
W
RITE
A
CCESS
0
0
1
1
0
1
0
1
Operating Mode
Operating Mode
Off
Off
A2:A0 Enabled, D7:D0 Enabled
A2:A0 Disabled, D7:D0 Enabled
A2:A0 Enabled, D7:D0 Enabled
A2:A0 Disabled, D7:D0 Enabled
IDT Zero-Distortion
TM
, Glitch-Free
TM
DPD Receiver
8
Rev4 January 2014
F1320 A
TTENUATION
T
ABLE
The F1320 gain/attenuation setting is controlled by 6 bits in the data word. The device provides an added attenuation
range from 0 dB to 25.5 dB in 0.5 dB steps. A “high” or “1” bit corresponds to attenuation stepped IN, while a “low” or
“0” bit corresponds to atte
nuation stepped OUT.
F1320 DPD Demodulator – Attenuation Table (Data Word D7-D0)
BINARY
HEX
00
02
04
06
08
0A
0C
0E
10
12
14
16
18
1A
1C
1E
20
22
24
26
28
2A
2C
2E
30
32
Added Atten (dB)
BINARY
HEX
34
36
38
3A
3C
3E
40
42
44
46
48
4A
4C
4E
50
52
54
56
58
5A
5C
5E
60
62
64
66
Added Atten (dB)
00000000
00000010
00000100
00000110
00001000
00001010
00001100
00001110
00010000
00010010
00010100
00010110
00011000
00011010
00011100
00011110
00100000
00100010
00100100
00100110
00101000
00101010
00101100
00101110
00110000
00110010
0
0.5
1
1.5
2
2.5
3
3.5
4
4.5
5
5.5
6
6.5
7
7.5
8
00110100
00110110
00111000
00111010
00111100
00111110
01000000
01000010
01000100
01000110
01001000
01001010
01001100
01001110
01010000
01010010
01010100
01010110
01011000
01011010
01011100
01011110
01100000
01100010
01100100
01100110
13
13.5
14
14.5
15
15.5
16
16.5
17
17.5
18
18.5
19
19.5
20
20.5
21
21.5
22
22.5
23
23.5
24
24.5
25
8.5
9
9.5
10
10.5
11
11.5
12
12.5
25.5
Because the first and last bits of the Data Word are not presently used by the F1320, two additional hex character
pairs exists for each of those in this table. For example, data words of either H00, H80, or H01 (binary
“00000000,” “10000000,” or 00000001) will place the
F1320 in its minimum attenuation state. Likewise, data
words of either H66, HE6, or H67 (binary “01100110” or “11100110” or “01100111”) will place the
F1320 in its
maximum attenuation state of 25.5 added attenuation.
IDT Zero-Distortion
TM
, Glitch-Free
TM
DPD Receiver
9
Rev4 January 2014
T
YPICAL
O
PERATING
C
ONDITIONS
Unless otherwise noted, for the TOC graphs, the following conditions apply
IF = 200 MHz
Tone spacing = 5 MHz
Pout ~ 1 dBm
Pin = -11 dBm
RF_X, LO_A, IF_I selected
Attenuation Setting = 0 dB (min ATTN or G
MAX
T
CASE
= 25C
V
CC
= 5.00 V
LO level = 0 dBm
Output Transformer losses are de-embedded
Input RF trace losses are de-embedded
)
IDT Zero-Distortion
TM
, Glitch-Free
TM
DPD Receiver
10
Rev4 January 2014
TOC
S
[Fixed IF] (-1-)
GAIN vs. T
CASE
[
High
Side Injection]
GAIN vs. T
CASE
[
Low
Side Injection]
17
16
15
14
13
12
11
10
9
17
16
15
14
13
12
11
10
9
8
-40degC /
5.00V /
0dBm /
IF_I
25degC /
5.00V /
0dBm /
IF_I
100degC /
5.00V /
0dBm /
IF_I
-40degC /
5.00V /
0dBm /
IF_Q
25degC /
5.00V /
0dBm /
IF_Q
100degC /
5.00V /
0dBm /
IF_Q
8
-40degC /
5.00V /
0dBm /
IF_I
25degC /
5.00V /
0dBm /
IF_I
100degC /
5.00V /
0dBm /
IF_I
-40degC /
5.00V /
0dBm /
IF_Q
25degC /
5.00V /
0dBm /
IF_Q
100degC /
5.00V /
0dBm /
IF_Q
7
7
6
5
6
5
0.50
0.60
0.70
0.80
0.90
1.00
1.10
1.20
0.50
0.60
0.70
0.80
0.90
1.00
1.10
1.20
1.20
1.20
RF Frequency (GHz)
RF Frequency (GHz)
GAIN vs. V
CC
[
High
Side Injection]
GAIN vs. V
CC
[
Low
Side Injection]
17
16
15
14
13
12
11
10
9
17
16
15
14
13
12
11
10
9
8
25degC /
5.25V /
0dBm /
IF_I
25degC /
5.00V /
0dBm /
IF_I
25degC /
4.75V /
0dBm /
IF_I
25degC /
5.25V /
0dBm /
IF_Q
25degC /
5.00V /
0dBm /
IF_Q
25degC /
4.75V /
0dBm /
IF_Q
8
25degC /
5.25V /
0dBm /
IF_I
25degC /
5.00V /
0dBm /
IF_I
25degC /
4.75V /
0dBm /
IF_I
25degC /
5.25V /
0dBm /
IF_Q
25degC /
5.00V /
0dBm /
IF_Q
25degC /
4.75V /
0dBm /
IF_Q
7
6
5
7
6
5
0.50
0.60
0.70
0.80
0.90
1.00
1.10
1.20
0.50
0.60
0.70
0.80
0.90
1.00
1.10
RF Frequency (GHz)
RF Frequency (GHz)
GAIN vs. LO level
[
High
Side Injection]
GAIN vs. LO level
[
Low
Side Injection]
17
17
16
15
14
13
12
11
10
9
16
15
14
13
12
11
10
9
8
25degC /
5.00V /
3dBm /
IF_I
25degC /
5.00V /
0dBm /
IF_I
25degC /
5.00V /
-3dBm /
IF_I
25degC /
5.00V /
3dBm /
IF_Q
25degC /
5.00V /
0dBm /
IF_Q
25degC /
5.00V /
-3dBm /
IF_Q
8
25degC /
5.00V /
3dBm /
IF_I
25degC /
5.00V /
0dBm /
IF_I
25degC /
5.00V /
-3dBm /
IF_I
25degC /
5.00V /
3dBm /
IF_Q
25degC /
5.00V /
0dBm /
IF_Q
25degC /
5.00V /
-3dBm /
IF_Q
7
6
5
7
6
5
0.50
0.60
0.70
0.80
0.90
1.00
1.10
1.20
0.50
0.60
0.70
0.80
0.90
1.00
1.10
RF Frequency (GHz)
RF Frequency (GHz)
IDT Zero-Distortion
TM
, Glitch-Free
TM
DPD Receiver
11
Rev4 January 2014
TOC
S
[Fixed IF] (-2-)
IP3
O
vs. T
CASE
[
High
Side Injection]
IP3
O
vs. T
CASE
[
Low
Side Injection]
50
45
40
35
30
25
20
15
50
45
40
35
30
25
-40degC /
5.00V /
0dBm /
IF_I
25degC /
5.00V /
0dBm /
IF_I
100degC /
5.00V /
0dBm /
IF_I
-40degC /
5.00V /
0dBm /
IF_Q
25degC /
5.00V /
0dBm /
IF_Q
100degC /
5.00V /
0dBm /
IF_Q
-40degC /
5.00V /
0dBm /
IF_I
25degC /
5.00V /
0dBm /
IF_I
100degC /
5.00V /
0dBm /
IF_I
-40degC /
5.00V /
0dBm /
IF_Q
25degC /
5.00V /
0dBm /
IF_Q
100degC /
5.00V /
0dBm /
IF_Q
20
15
0.50
0.60
0.70
0.80
0.90
1.00
1.10
1.20
0.50
0.60
0.70
0.80
0.90
1.00
1.10
1.20
1.20
1.20
RF Frequency (GHz)
RF Frequency (GHz)
IP3
O
vs. V
CC
[
High
Side Injection]
IP3
O
vs. V
CC
[
Low
Side Injection]
50
50
45
40
35
30
25
45
40
35
30
25
25degC /
5.25V /
0dBm /
IF_I
25degC /
5.00V /
0dBm /
IF_I
25degC /
4.75V /
0dBm /
IF_I
25degC /
5.25V /
0dBm /
IF_Q
25degC /
5.00V /
0dBm /
IF_Q
25degC /
4.75V /
0dBm /
IF_Q
25degC /
5.25V /
0dBm /
IF_I
25degC /
5.25V /
0dBm /
IF_Q
25degC /
5.00V /
0dBm /
IF_Q
25degC /
4.75V /
0dBm /
IF_Q
25degC /
5.00V /
0dBm /
IF_I
20
20
25degC /
4.75V /
0dBm /
IF_I
15
15
0.50
0.60
0.70
0.80
0.90
1.00
1.10
1.20
0.50
0.60
0.70
0.80
0.90
1.00
1.10
RF Frequency (GHz)
RF Frequency (GHz)
IP3
O
vs. LO level
[
High
Side Injection]
IP3
O
vs. LO level
[
Low
Side Injection]
50
50
45
40
35
30
25
45
40
35
30
25
25degC /
5.00V /
3dBm /
IF_I
25degC /
5.00V /
0dBm /
IF_I
25degC /
5.00V /
-3dBm /
IF_I
25degC /
5.00V /
3dBm /
IF_Q
25degC /
5.00V /
0dBm /
IF_Q
25degC /
5.00V /
-3dBm /
IF_Q
25degC /
5.00V /
3dBm /
IF_I
25degC /
5.00V /
0dBm /
IF_I
25degC /
5.00V /
-3dBm /
IF_I
25degC /
5.00V /
3dBm /
IF_Q
25degC /
5.00V /
0dBm /
IF_Q
25degC /
5.00V /
-3dBm /
IF_Q
20
20
15
15
0.50
0.60
0.70
0.80
0.90
1.00
1.10
1.20
0.50
0.60
0.70
0.80
0.90
1.00
1.10
RF Frequency (GHz)
RF Frequency (GHz)
IDT Zero-Distortion
TM
, Glitch-Free
TM
DPD Receiver
12
Rev4 January 2014
TOC
S
[Fixed IF] (-3-)
IP2
O
vs. T
CASE
[
High
Side Injection]
IP2
O
vs. T
CASE
[
Low
Side Injection]
90
80
70
60
50
40
30
20
90
80
70
60
50
40
-40degC /
5.00V /
0dBm /
IF_I
25degC /
5.00V /
0dBm /
IF_I
100degC /
5.00V /
0dBm /
IF_I
-40degC /
5.00V /
0dBm /
IF_Q
25degC /
5.00V /
0dBm /
IF_Q
100degC /
5.00V /
0dBm /
IF_Q
-40degC /
5.00V /
0dBm /
IF_I
25degC /
5.00V /
0dBm /
IF_I
100degC /
5.00V /
0dBm /
IF_I
-40degC /
5.00V /
0dBm /
IF_Q
25degC /
5.00V /
0dBm /
IF_Q
100degC /
5.00V /
0dBm /
IF_Q
30
20
0.50
0.60
0.70
0.80
0.90
1.00
1.10
1.20
0.50
0.60
0.70
0.80
0.90
1.00
1.10
1.20
1.20
1.20
RF Frequency (GHz)
RF Frequency (GHz)
IP2
O
vs. V
CC
[
High
Side Injection]
IP2
O
vs. V
CC
[
Low
Side Injection]
90
90
80
70
60
50
40
80
70
60
50
40
25degC /
5.25V /
0dBm /
IF_I
25degC /
5.00V /
0dBm /
IF_I
25degC /
4.75V /
0dBm /
IF_I
25degC /
5.25V /
0dBm /
IF_Q
25degC /
5.00V /
0dBm /
IF_Q
25degC /
4.75V /
0dBm /
IF_Q
25degC /
5.25V /
0dBm /
IF_I
25degC /
5.25V /
0dBm /
IF_Q
25degC /
5.00V /
0dBm /
IF_Q
25degC /
4.75V /
0dBm /
IF_Q
25degC /
5.00V /
0dBm /
IF_I
30
30
25degC /
4.75V /
0dBm /
IF_I
20
20
0.50
0.60
0.70
0.80
0.90
1.00
1.10
1.20
0.50
0.60
0.70
0.80
0.90
1.00
1.10
RF Frequency (GHz)
RF Frequency (GHz)
IP2
O
vs. LO level
[
High
Side Injection]
IP2
O
vs. LO level
[
Low
Side Injection]
90
90
80
70
60
50
40
80
70
60
50
40
25degC /
5.00V /
3dBm /
IF_I
25degC /
5.00V /
0dBm /
IF_I
25degC /
5.00V /
-3dBm /
IF_I
25degC /
5.00V /
3dBm /
IF_Q
25degC /
5.00V /
0dBm /
IF_Q
25degC /
5.00V /
-3dBm /
IF_Q
25degC /
5.00V /
3dBm /
IF_I
25degC /
5.00V /
0dBm /
IF_I
25degC /
5.00V /
-3dBm /
IF_I
25degC /
5.00V /
3dBm /
IF_Q
25degC /
5.00V /
0dBm /
IF_Q
25degC /
5.00V /
-3dBm /
IF_Q
30
30
20
20
0.50
0.60
0.70
0.80
0.90
1.00
1.10
1.20
0.50
0.60
0.70
0.80
0.90
1.00
1.10
RF Frequency (GHz)
RF Frequency (GHz)
IDT Zero-Distortion
TM
, Glitch-Free
TM
DPD Receiver
13
Rev4 January 2014
TOC
S
[Fixed IF] (-4-)
P1dB
O
vs. T
CASE
[
High
Side Injection]
P1dB
O
vs. T
CASE
[
Low
Side Injection]
22
21
20
19
18
17
16
15
14
13
22
21
20
19
18
17
16
-40degC /
5.00V /
0dBm /
IF_I
25degC /
5.00V /
0dBm /
IF_I
100degC /
5.00V /
0dBm /
IF_I
-40degC /
5.00V /
0dBm /
IF_Q
25degC /
5.00V /
0dBm /
IF_Q
100degC /
5.00V /
0dBm /
IF_Q
-40degC /
5.00V /
0dBm /
IF_I
25degC /
5.00V /
0dBm /
IF_I
100degC /
5.00V /
0dBm /
IF_I
-40degC /
5.00V /
0dBm /
IF_Q
25degC /
5.00V /
0dBm /
IF_Q
100degC /
5.00V /
0dBm /
IF_Q
15
14
13
0.50
0.60
0.70
0.80
0.90
1.00
1.10
1.20
0.50
0.60
0.70
0.80
0.90
1.00
1.10
1.20
1.20
1.20
RF Frequency (GHz)
RF Frequency (GHz)
P1dB
O
vs. V
CC
[
High
Side Injection]
P1dB
O
vs. V
CC
[
Low
Side Injection]
22
22
21
20
19
18
17
16
21
20
19
18
17
16
25degC /
5.25V /
0dBm /
IF_I
25degC /
5.00V /
0dBm /
IF_I
25degC /
4.75V /
0dBm /
IF_I
25degC /
5.25V /
0dBm /
IF_Q
25degC /
5.00V /
0dBm /
IF_Q
25degC /
4.75V /
0dBm /
IF_Q
25degC /
5.25V /
0dBm /
IF_I
25degC /
5.00V /
0dBm /
IF_I
25degC /
4.75V /
0dBm /
IF_I
25degC /
5.25V /
0dBm /
IF_Q
25degC /
5.00V /
0dBm /
IF_Q
25degC /
4.75V /
0dBm /
IF_Q
15
14
13
15
14
13
0.50
0.60
0.70
0.80
0.90
1.00
1.10
1.20
0.50
0.60
0.70
0.80
0.90
1.00
1.10
RF Frequency (GHz)
RF Frequency (GHz)
P1dB
O
vs. LO level
[
High
Side Injection]
P1dB
O
vs. LO level
[
Low
Side Injection]
22
22
21
20
19
18
17
16
21
20
19
18
17
16
25degC /
5.00V /
3dBm /
IF_I
25degC /
5.00V /
0dBm /
IF_I
25degC /
5.00V /
-3dBm /
IF_I
25degC /
5.00V /
3dBm /
IF_Q
25degC /
5.00V /
0dBm /
IF_Q
25degC /
5.00V /
-3dBm /
IF_Q
25degC /
5.00V /
3dBm /
IF_I
25degC /
5.00V /
0dBm /
IF_I
25degC /
5.00V /
-3dBm /
IF_I
25degC /
5.00V /
3dBm /
IF_Q
25degC /
5.00V /
0dBm /
IF_Q
25degC /
5.00V /
-3dBm /
IF_Q
15
14
13
15
14
13
0.50
0.60
0.70
0.80
0.90
1.00
1.10
1.20
0.50
0.60
0.70
0.80
0.90
1.00
1.10
RF Frequency (GHz)
RF Frequency (GHz)
IDT Zero-Distortion
TM
, Glitch-Free
TM
DPD Receiver
14
Rev4 January 2014
TOC
S
[Fixed IF] (-5-)
LO to IF vs. T
CASE
[
High
Side Injection]
LO to IF vs. T
CASE
[
Low
Side Injection]
0
-10
-20
-30
-40
-50
-60
0
-40degC /
5.00V /
0dBm /
IF_I
25degC /
5.00V /
0dBm /
IF_I
100degC /
5.00V /
0dBm /
IF_I
-40degC /
5.00V /
0dBm /
IF_Q
25degC /
5.00V /
0dBm /
IF_Q
100degC /
5.00V /
0dBm /
IF_Q
-40degC /
5.00V /
0dBm /
IF_I
25degC /
5.00V /
0dBm /
IF_I
100degC /
5.00V /
0dBm /
IF_I
-40degC /
5.00V /
0dBm /
IF_Q
25degC /
5.00V /
0dBm /
IF_Q
100degC /
5.00V /
0dBm /
IF_Q
-10
-20
-30
-40
-50
-60
0.50
0.60
0.70
0.80
0.90
1.00
1.10
1.20
0.50
0.60
0.70
0.80
0.90
1.00
1.10
1.20
1.20
1.20
RF Frequency (GHz)
RF Frequency (GHz)
LO to IF vs. V
CC
[
High
Side Injection]
LO to IF vs. V
CC
[
Low
Side Injection]
0
0
25degC /
5.25V /
0dBm /
IF_I
25degC /
5.00V /
0dBm /
IF_I
25degC /
4.75V /
0dBm /
IF_I
25degC /
5.25V /
0dBm /
IF_Q
25degC /
5.00V /
0dBm /
IF_Q
25degC /
4.75V /
0dBm /
IF_Q
25degC /
5.25V /
0dBm /
IF_I
25degC /
5.00V /
0dBm /
IF_I
25degC /
4.75V /
0dBm /
IF_I
25degC /
5.25V /
0dBm /
IF_Q
25degC /
5.00V /
0dBm /
IF_Q
25degC /
4.75V /
0dBm /
IF_Q
-10
-20
-30
-40
-50
-60
-10
-20
-30
-40
-50
-60
0.50
0.60
0.70
0.80
0.90
1.00
1.10
1.20
0.50
0.60
0.70
0.80
0.90
1.00
1.10
RF Frequency (GHz)
RF Frequency (GHz)
LO to IF vs. LO level
[
High
Side Injection]
LO to IF vs. LO level
[
Low
Side Injection]
0
0
25degC /
5.00V /
3dBm /
IF_I
25degC /
5.00V /
0dBm /
IF_I
25degC /
5.00V /
-3dBm /
IF_I
25degC /
5.00V /
3dBm /
IF_Q
25degC /
5.00V /
0dBm /
IF_Q
25degC /
5.00V /
-3dBm /
IF_Q
25degC /
5.00V /
3dBm /
IF_I
25degC /
5.00V /
0dBm /
IF_I
25degC /
5.00V /
-3dBm /
IF_I
25degC /
5.00V /
3dBm /
IF_Q
25degC /
5.00V /
0dBm /
IF_Q
25degC /
5.00V /
-3dBm /
IF_Q
-10
-20
-30
-40
-50
-60
-10
-20
-30
-40
-50
-60
0.50
0.60
0.70
0.80
0.90
1.00
1.10
1.20
0.50
0.60
0.70
0.80
0.90
1.00
1.10
RF Frequency (GHz)
RF Frequency (GHz)
IDT Zero-Distortion
TM
, Glitch-Free
TM
DPD Receiver
15
Rev4 January 2014
TOC
S
[Fixed IF] (-6-)
I
CC
vs. T
CASE
[
High
Side Injection]
I
CC
vs. T
CASE
[
Low
Side Injection]
0.310
0.300
0.290
0.280
0.270
0.260
0.250
0.240
0.310
-40degC /
5.00V /
0dBm /
IF_I
25degC /
5.00V /
0dBm /
IF_I
100degC /
5.00V /
0dBm /
IF_I
-40degC /
5.00V /
0dBm /
IF_Q
25degC /
5.00V /
0dBm /
IF_Q
100degC /
5.00V /
0dBm /
IF_Q
-40degC /
5.00V /
0dBm /
IF_I
25degC /
5.00V /
0dBm /
IF_I
100degC /
5.00V /
0dBm /
IF_I
-40degC /
5.00V /
0dBm /
IF_Q
25degC /
5.00V /
0dBm /
IF_Q
100degC /
5.00V /
0dBm /
IF_Q
0.300
0.290
0.280
0.270
0.260
0.250
0.240
0.50
0.60
0.70
0.80
0.90
1.00
1.10
1.20
0.50
0.60
0.70
0.80
0.90
1.00
1.10
1.20
1.20
1.20
RF Frequency (GHz)
RF Frequency (GHz)
I
CC
vs. V
CC
[
High
Side Injection]
I
CC
vs. V
CC
[
Low
Side Injection]
0.310
0.310
25degC /
5.25V /
0dBm /
IF_I
25degC /
5.25V /
0dBm /
IF_Q
25degC /
5.00V /
0dBm /
IF_Q
25degC /
4.75V /
0dBm /
IF_Q
25degC /
5.25V /
0dBm /
IF_I
25degC /
5.25V /
0dBm /
IF_Q
25degC /
5.00V /
0dBm /
IF_Q
25degC /
4.75V /
0dBm /
IF_Q
25degC /
5.00V /
0dBm /
IF_I
0.300
25degC /
5.00V /
0dBm /
IF_I
0.300
25degC /
4.75V /
0dBm /
IF_I
25degC /
4.75V /
0dBm /
IF_I
0.290
0.290
0.280
0.270
0.260
0.250
0.240
0.280
0.270
0.260
0.250
0.240
0.50
0.60
0.70
0.80
0.90
1.00
1.10
1.20
0.50
0.60
0.70
0.80
0.90
1.00
1.10
RF Frequency (GHz)
RF Frequency (GHz)
I
CC
vs. LO level
[
High
Side Injection]
I
CC
vs. LO level
[
Low
Side Injection]
0.310
0.310
25degC /
5.00V /
3dBm /
IF_I
25degC /
5.00V /
0dBm /
IF_I
25degC /
5.00V /
-3dBm /
IF_I
25degC /
5.00V /
3dBm /
IF_Q
25degC /
5.00V /
0dBm /
IF_Q
25degC /
5.00V /
-3dBm /
IF_Q
25degC /
5.00V /
3dBm /
IF_I
25degC /
5.00V /
0dBm /
IF_I
25degC /
5.00V /
-3dBm /
IF_I
25degC /
5.00V /
3dBm /
IF_Q
25degC /
5.00V /
0dBm /
IF_Q
25degC /
5.00V /
-3dBm /
IF_Q
0.300
0.290
0.280
0.270
0.260
0.250
0.240
0.300
0.290
0.280
0.270
0.260
0.250
0.240
0.50
0.60
0.70
0.80
0.90
1.00
1.10
1.20
0.50
0.60
0.70
0.80
0.90
1.00
1.10
RF Frequency (GHz)
RF Frequency (GHz)
IDT Zero-Distortion
TM
, Glitch-Free
TM
DPD Receiver
16
Rev4 January 2014
TOC
S
[vs. Switch Configuration, Extreme Conditions, IF_I only] (-7-)
Output IP3
[
High
Side Injection]
Gain
[
High
Side Injection]
44
40
36
32
28
15
RF_X LO_A
/ 100degC /
4.75V /
-3dBm
RF_X LO_B
/ 100degC /
4.75V /
-3dBm
RF_Y LO_A
/ 100degC /
4.75V /
-3dBm
RF_Y LO_B
/ 100degC /
4.75V /
-3dBm
14
13
12
11
10
9
RF_X LO_A
/ 100degC /
4.75V /
-3dBm
RF_X LO_B
/ 100degC /
4.75V /
-3dBm
RF_Y LO_A
/ 100degC /
4.75V /
-3dBm
RF_Y LO_B
/ 100degC /
4.75V /
-3dBm
8
0.50
0.60
0.70
0.80
0.90
1.00
1.10
1.20
0.50
0.60
0.70
0.80
0.90
1.00
1.10
1.20
RF Frequency (GHz)
RF Frequency (GHz)
Output IP2
[
High
Side Injection]
Output P1dB
[
High
Side Injection]
84
22
RF_X LO_A
/ 100degC /
4.75V /
-3dBm
RF_X LO_B
/ 100degC /
4.75V /
-3dBm
RF_Y LO_A
/ 100degC /
4.75V /
-3dBm
RF_Y LO_B
/ 100degC /
4.75V /
-3dBm
80
76
72
68
64
21
20
19
18
17
60
RF_X LO_A
/ 100degC /
4.75V /
-3dBm
56
RF_X LO_B
/ 100degC /
4.75V /
-3dBm
52
RF_Y LO_A
/ 100degC /
4.75V /
-3dBm
RF_Y LO_B
/ 100degC /
4.75V /
-3dBm
48
44
0.50
0.60
0.70
0.80
0.90
1.00
1.10
1.20
0.50
0.60
0.70
0.80
0.90
1.00
1.10
1.20
RF Frequency (GHz)
RF Frequency (GHz)
LO to IF
[
High
Side Injection]
I
CC
[
High
Side Injection]
-20
RF_X LO_A
/ 100degC /
4.75V /
-3dBm
RF_X LO_B
/ 100degC /
4.75V /
-3dBm
RF_Y LO_A
/ 100degC /
4.75V /
-3dBm
RF_Y LO_B
/ 100degC /
4.75V /
-3dBm
0.310
0.305
0.300
0.295
0.290
0.285
0.280
-25
-30
-35
-40
-45
-50
-55
RF_X LO_A
/ 100degC /
5.25V /
3dBm
0.275
0.270
0.265
0.260
RF_X LO_B
/ 100degC /
5.25V /
3dBm
RF_Y LO_A
/ 100degC /
5.25V /
3dBm
RF_Y LO_B
/ 100degC /
5.25V /
3dBm
0.50
0.60
0.70
0.80
0.90
1.00
1.10
1.20
0.50
0.60
0.70
0.80
0.90
1.00
1.10
1.20
RF Frequency (GHz)
RF Frequency (GHz)
IDT Zero-Distortion
TM
, Glitch-Free
TM
DPD Receiver
17
Rev4 January 2014
TOC
S
[Fixed LO] (-8-)
Gain Flatness [
High
Side Injection, RF_Y LO_B
]
Gain Flatness [
High
Side Injection, RF_X LO_A
]
15
15
I
/ LO = 0.9 GHz
I
/ LO = 1.3 GHz
I
/ LO = 0.9 GHz
I
/ LO = 1.3 GHz
Q
/ LO = 0.9 GHz
Q
/ LO = 1.3 GHz
Q
/ LO = 0.9 GHz
Q
/ LO = 1.3 GHz
14
13
12
11
10
9
14
13
12
11
10
9
8
8
7
7
0.010
0.100
1.000
1.000
1.000
0.010
0.100
1.000
1.000
1.000
IF Frequency (GHz)
IF Frequency (GHz)
IP3
O
Flatness [
High
Side Injection, RF_X LO_A
]
IP3
O
Flatness [
High
Side Injection, RF_Y LO_B
]
55
55
50
45
40
35
30
25
50
45
40
35
30
25
I
/ LO = 0.9 GHz
/ LO = 0.9 GHz
I
/ LO = 1.3 GHz
/ LO = 1.3 GHz
I
/ LO = 0.9 GHz
/ LO = 0.9 GHz
I
/ LO = 1.3 GHz
/ LO = 1.3 GHz
Q
Q
Q
Q
20
20
15
0.010
15
0.010
0.100
0.100
IF Frequency (GHz)
IF Frequency (GHz)
IP2
O
Flatness [
High
Side Injection, RF_X LO_A
]
IP2
O
Flatness [
High
Side Injection, RF_Y LO_B
]
90
90
80
70
60
50
40
30
80
70
60
50
40
30
I
/ LO = 0.9 GHz
/ LO = 0.9 GHz
I
/ LO = 1.3 GHz
/ LO = 1.3 GHz
I
/ LO = 0.9 GHz
/ LO = 0.9 GHz
I
/ LO = 1.3 GHz
/ LO = 1.3 GHz
Q
Q
Q
Q
20
20
10
0.010
10
0.010
0.100
0.100
IF Frequency (GHz)
IF Frequency (GHz)
IDT Zero-Distortion
TM
, Glitch-Free
TM
DPD Receiver
18
Rev4 January 2014
TOC
S
[vs. Attenuation Setting] (-9-)
ATTN Accuracy
[0.8 GHz RF,
HiSide
Inj.]
ATTN Accuracy
[1.0 GHz RF,
HiSide
Inj.]
0.5
0.5
RFX – LOA – IFI
RFX – LOA – IFI
RFX – LOB – IFI
RFY – LOA – IFI
RFY – LOB – IFI
RFX – LOB – IFI
RFY – LOA – IFI
RFY – LOB – IFI
0.4
0.3
0.4
0.3
0.2
0.2
0.1
0.1
0.0
0.0
-0.1
-0.2
-0.3
-0.4
-0.5
-0.1
-0.2
-0.3
-0.4
-0.5
0
2
4
6
8
10
12
14
16
18
18
18
20
20
20
22
24
0
2
4
6
8
10
12
14
16
18
18
18
20
20
20
22
24
Attenuation Setting (dB)
Attenuation Setting (dB)
IP3
O
[0.8 GHz RF,
HiSide
Inj.]
IP3
O
[1.0 GHz RF,
HiSide
Inj.]
48
48
RFX – LOA – IFI
RFX – LOB – IFI
RFY – LOA – IFI
RFY – LOB – IFI
RFX – LOA – IFI
RFX – LOB – IFI
RFY – LOA – IFI
RFY – LOB – IFI
46
44
42
40
38
36
34
32
46
44
42
40
38
36
34
32
0
2
4
6
8
10
12
14
16
22
24
0
2
4
6
8
10
12
14
16
22
24
Attenuation Setting (dB)
Attenuation Setting (dB)
IP2
O
[0.8 GHz RF,
HiSide
Inj.]
IP2
O
[1.0 GHz RF,
HiSide
Inj.]
80
80
RFX – LOA – IFI
RFX – LOB – IFI
RFY – LOA – IFI
RFY – LOB – IFI
RFX – LOA – IFI
RFX – LOB – IFI
RFY – LOA – IFI
RFY – LOB – IFI
75
70
65
60
55
50
45
40
35
75
70
65
60
55
50
45
40
35
0
2
4
6
8
10
12
14
16
22
24
0
2
4
6
8
10
12
14
16
22
24
Attenuation Setting (dB)
Attenuation Setting (dB)
IDT Zero-Distortion
TM
, Glitch-Free
TM
DPD Receiver
19
Rev4 January 2014
TOC
S
[Quadrature] (-10-)
I/Q Phase Error vs. T
CASE
I/Q Amplitude Error vs. T
CASE
10.0
1.00
0.75
0.50
0.25
0.00
-0.25
-0.50
-0.75
-1.00
-40 degC – 5.00 V – 0 dBm – Low Side
25 degC – 5.00 V – 0 dBm – Low Side
100 degC – 5.00 V – 0 dBm – Low Side
-40 degC – 5.00 V – 0 dBm – High Side
25 degC – 5.00 V – 0 dBm – High Side
100 degC – 5.00 V – 0 dBm – High Side
7.5
5.0
-40degC /
5.00V /
0dBm /
LoSide
25degC /
5.00V /
0dBm /
LoSide
100degC /
5.00V /
0dBm /
LoSide
-40degC /
5.00V /
0dBm /
HiSide
25degC /
5.00V /
0dBm /
HiSide
100degC /
5.00V /
0dBm /
HiSide
2.5
0.0
-2.5
-5.0
-7.5
-10.0
0.50
0.60
0.70
0.80
0.90
1.00
1.10
1.20
0.50
0.60
0.70
0.80
0.90
1.00
1.10
1.20
1.20
1.20
RF Freq (GHz)
RF Frequency (GHz)
I/Q Phase Error vs. V
CC
I/Q Amplitude Error vs. V
CC
10.0
1.00
25 degC – 5.25 V – 0 dBm – Low Side
25 degC – 5.25 V – 0 dBm – High Side
25 degC – 5.00 V – 0 dBm – High Side
25 degC – 4.75 V – 0 dBm – High Side
7.5
0.75
25 degC – 5.00 V – 0 dBm – Low Side
25degC /
5.25V /
0dBm /
LoSide
25degC /
5.25V /
0dBm /
HiSide
25degC /
5.00V /
0dBm /
HiSide
25degC /
4.75V /
0dBm /
HiSide
25 degC – 4.75 V – 0 dBm – Low Side
25degC /
5.00V /
0dBm /
LoSide
5.0
0.50
25degC /
4.75V /
0dBm /
LoSide
2.5
0.0
0.25
0.00
-2.5
-5.0
-7.5
-10.0
-0.25
-0.50
-0.75
-1.00
0.50
0.60
0.70
0.80
0.90
1.00
1.10
1.20
0.50
0.60
0.70
0.80
0.90
1.00
1.10
RF Freq (GHz)
RF Frequency (GHz)
I/Q Phase Error vs. LO level
I/Q Amplitude
Error vs. LO level
10.0
1.00
25 degC – 5.00 V – 3 dBm – Low Side
25 degC – 5.00 V – 3 dBm – High Side
25 degC – 5.00 V – 0 dBm – High Side
25 degC – 5.00 V – -3 dBm – High Side
7.5
0.75
25degC /
5.00V /
3dBm /
LoSide
25degC /
5.00V /
0dBm /
LoSide
25degC /
5.00V /
-3dBm /
LoSide
25degC /
5.00V /
3dBm /
HiSide
25degC /
5.00V /
0dBm /
HiSide
25degC /
5.00V /
-3dBm /
HiSide
25 degC – 5.00 V – 0 dBm – Low Side
25 degC – 5.00 V – -3 dBm – Low Side
0.50
0.25
5.0
2.5
0.0
0.00
-0.25
-0.50
-0.75
-1.00
-2.5
-5.0
-7.5
-10.0
0.50
0.60
0.70
0.80
0.90
1.00
1.10
0.50
0.60
0.70
0.80
0.90
1.00
1.10
1.20
RF Frequency (GHz)
RF Freq (GHz)
IDT Zero-Distortion
TM
, Glitch-Free
TM
DPD Receiver
20
Rev4 January 2014
TOC
S
[NF, Switch Iso, Port Matches] (-11-)
Noise Figure
LO Switch Isolation
-10
-20
-30
-40
-50
-60
-70
-80
-90
-100
22
LO_A Selected /
LO_A to LO_B
LO_B Selected /
LO_A to LO_B
LO_A Selected /
LO_B to LO_A
LO_B Selected /
LO_B to LO_A
Low Side
High Side
20
18
16
14
12
10
8
600
700
800
860
900
1000
1100
0.010
0.100
1.000
RF Frequency (MHz)
LO Frequency (GHz)
RF Switch Isolation
RF Port Return Loss
[LO=1.06 GHz, LOA selected]
-10
0
RF_X Selected /
RF_X to RF_Y
RF_X Selected /
RF_Y to RF_X
RF_Y Selected /
RF_Y to RF_X
-20
-30
-40
-50
-60
-70
-80
-90
-100
RF_Y Selected /
RF_X to RF_Y
-5
-10
-15
-20
-25
RFX Port RL / RFX Selected
RFX Port RL / RFY Selected
-30
RFY Port RL / RFX Selected
RFY Port RL / RFY Selected
-35
-40
0.100
0.010
0.100
1.000
1.000
RF Frequency (GHz)
RF Frequency (GHz)
IF Port Return Loss
LO Port Return Loss
0
0
-5
-10
-15
-20
-25
-30
-5
-10
-15
-20
-25
-30
IF_I Port RL / LOA Selected
LOA Port RL / LOA Selected
-35
-40
-45
-50
-35
-40
-45
-50
IF_I Port RL / LOB Selected
IF_Q Port RL / LOA Selected
IF_Q Port RL / LOB Selected
LOA Port RL / LOB Selected
LOB Port RL / LOA Selected
LOB Port RL / LOB Selected
0.010
0.100
IF Frequency (GHz)
1.000
0.100
1.000
LO Frequency (GHz)
IDT Zero-Distortion
TM
, Glitch-Free
TM
DPD Receiver
21
Rev4 January 2014
P
ACKAGE
D
RAWING
(NBG36 6
X
6 QFN)
IDT Zero-Distortion
TM
, Glitch-Free
TM
DPD Receiver
22
Rev4 January 2014
P
IN
D
IAGRAM
Signal Path Inputs &
Outputs in
BLUE
Internal Connections
in
[RED]
Switch Latch
Pull High to Disable writes to:
A2:A0 in SPI = EN
35
34
33
32
31
30
29
28
36
1
27
26
25
24
23
22
21
20
19
SW_Latch
DATA
CSb
m
m
5
3
.
0
Exposed Pad
O
C
2
3
4
5
6
7
8
9
GND
Package Drawing
VCC
RF_INY
6 mm
x 6 mm package dimension
3.7 mm
x 3.7 mm slug
0.5 mm pitch
GND
IF_Q+
IF_Q-
GND
GND
IF_I-
IF_I+
GND
GND
36 pins
0.75 mm height
0.25 mm pad width
LO_INB
0.55 mm pad length
GND
VCC
18
10
11
12
13
14
15
16
17
Must connect
resistor to ground
Pull high to
Power Down
Must connect
resistor to ground
IDT Zero-Distortion
TM
, Glitch-Free
TM
DPD Receiver
23
Rev4 January 2014
P
IN
D
ESCRIPTIONS
Pins
Name
Function
Stand-by latch. Pull Low or Ground for Normal Operation. If left
floating, this input will be internally pulled high, disabling SPI
writes to ENb (Standby) and RF SW bits (A0, A2).
1
SW_LATCH
2, 4, 5, 6, 8,
11,15, 21, 22,
30, 31, 32, 33,
34, 36
GND
Ground these Pins.
Alternate RF Input.
Separated from RF_INX by internal SP2T.
AC couple to this pin.
Internally matched to 50 ohms
3
RF_INY
LO_INB
VCC
LO Input B. AC couple to this pin.
Internally matched to 50
ohms. Selected
via SPI port.
7
Power Supply. Bypass to GND with capacitors shown in the
Typical Application Circuit as close as possible to pin.
9, 16, 25
10
Connect the specified resistor from this pin to ground to set the
LO path I
CC
. This
IS a current setting resistor
LO_ADJ
LO_INA
N.C.
LO Input A. AC couple to this pin.
Internally matched to 50
ohms. Selected
via SPI port.
12
No Connection. Not internally connected. OK to connect to Vcc.
Recommended Connection is Ground
13, 29
14
STBY Mode. Pull this pin high for Standby mode (30mA). Pull
low or Ground for normal Operation
STBY
IF_BIAS_I
IF_BIAS_Q
Connect the specified resistor from this pin to ground to set the
IF amplifier bias reference.
This is NOT a current setting resistor
17, 18
In-Phase
Mixer Differential IF Output. Connect pullup inductors
from each of these pins to V
CC
(see the Typical Application
Circuit).
Quadrature
Mixer Differential IF Output. Connect pullup
inductors from each of these pins to V
CC
(see the Typical
Application Circuit).
Chip Select Bar.
The falling edge initiates a programming cycle
and the rising edge latches the programmed shift register data
into the active register.
19, 20
23, 24
26
IF_I+, IF_I-
IF_Q-, IF_Q+
CSb
27
28
DATA
CLK
Serial Data Input
Serial Clock Input
Main RF Input.
Separated from RF_INY by internal SP2T.
AC
couple to this pin.
Internally matched to 50 ohms
35
RF_INX
Exposed Pad. Internally connected to GND. Solder this exposed
pad to a PCB pad that uses multiple ground vias to provide heat
transfer out of the device into the PCB ground planes. These
multiple via grounds are also required to achieve the noted RF
performance.
—
EP
IDT Zero-Distortion
TM
, Glitch-Free
TM
DPD Receiver
24
Rev4 January 2014
C
ONTROL
P
IN
V
OLTAGE
& R
ESISTANCE
V
ALUES
The following table provides open-circuit DC voltage and resistance values referenced to ground for each of the
control pins listed.
Pin
Name
DC voltage (volts)
Resistance (ohms)
1
SW_LATCH
STBY
1.75
5
1.6M
50k
14
26
27
28
CSb
1.75
1.75
1.75
1.6M
1.6M
1.6M
DATA
CLK
P
OWER
S
UPPLIES
All supply pins should be bypassed with external capacitors to minimize noise and fast transients. Supply noise can
degrade noise figure and fast transients can trigger ESD clamps and cause them to fail. Supply voltage change or
transients should have a slew rate smaller than 1V/20uS.
In addition, all control pins should remain at 0V (+/-0.3V)
while the supply voltage ramps or while it returns to zero.
IDT Zero-Distortion
TM
, Glitch-Free
TM
DPD Receiver
25
Rev4 January 2014
EV
KIT
P
ICTURE
/ L
AYOUT
/ O
PERATION
Close to program,
Open to disable SPI writes
SPI
Close for Normal Operation
Open to Turn Off
IDT Zero-Distortion
TM
, Glitch-Free
TM
DPD Receiver
26
Rev4 January 2014
EV
KIT
/ A
PPLICATIONS
C
IRCUIT
IDT Zero-Distortion
TM
, Glitch-Free
TM
DPD Receiver
27
Rev4 January 2014
EV
KIT
BOM
F1320
PCB Rev4 BOM
Item #
Value
Size
0402
Desc
Mfr. Part #
Mfr.
Part Reference
C6,7,8,9,12,14,21,22,24
C5,10,11,15,20,23
C2,3,4
C17,18,19,25
C16
Qty
CAP CER 10000PF 16V 10%
X
7
R 0402
CAP CER 1000PF 50V C0G 0402
CAP CER 100PF 50V C0G 0402
CAP CER 160PF 50V 5% NP0 0402
CAP CER 10UF 6.3V
X
5
R 0603
CONN HEADER VERT SGL 2POS GOLD
CONN HEADER VERT SGL 4POS GOLD
SMA_END_LAUNCH (Small)
1
2
3
4
5
6
7
8
9
10nF
1000pF
100pF
160pF
GRM155R71C103KA01D
GRM1555C1H102JA01D
0402CS-1N2
X
JLU
GRM1555C1H161JA01D
GRM188R60J106ME47D
961102-6404-AR
MURATA
MURATA
COILCRAFT
MURATA
MURATA
3M
9
6
3
4
1
3
1
3
4
4
2
2
1
2
2
10
2
1
1
0402
0402
0402
0603
TH 2
TH 4
.062
.062
0805
0402
0402
0402
0402
0402
0402
SM-22
QFN-36
10uF
Header 2 Pin
Header 4 Pin
SMA_END_LAUNCH
SMA_END_LAUNCH
J9,14,17
J5
961104-6404-AR
3M
142-0711-821
Emerson Johnson
J6,7,18
Emerson Johnson
J4,11,12,13
SMA_END_LAUNCH (Big)
142-0701-851
0805LS (2012) Ceramic Chip Inductor
RES 43K OHM 1/10W 1% 0402 SMD
RES 75K OHM 1/10W 1% 0402 SMD
RES 2.80K OHM 1/10W 1% 0402 SMD
RES 121 OHM 1/10W 1% 0402 SMD
RES 47.0K OHM 1/16W 1% 0402 SMD
RES 0.0 OHM 1/10W 0402 SMD
SMT TRANSFORMER 10MHZ-1.9GHZ
DPD Demodulator
10 1uH
11 43K
12 75K
13 2.80K
14 121
15 47K
0805LS-102
X
JLB
ERJ-2RKF4302X
ERJ-2RKF7502X
ERJ-2RKF2801X
ERJ-2RKF1210X
RC0402FR-0747KL
ERJ-2GE0R00X
COILCRAFT
Panasonic
Panasonic
Panasonic
Panasonic
Yageo
Panasonic
RFMD
IDT
L1,2,3,4
R10,24
R9,26
R20
R18,19
R12,25
R13,14,15,30,31,32,33,34,35,36
T1,2
U1
16
0
17 1:4
Balun
18 F13XX
19 PCB
RF
X
F
6553-TR13
F13
X
X
E
V Kit Rev 04
F13
X
X
E
V Kit Rev 04
PCB Rev 04
Total
61
EV
KIT
L
OSSES
0.0
0.0
-0.1
-0.2
-0.3
-0.4
-0.5
-0.6
-0.7
-0.8
-0.9
-0.2
-0.4
-0.6
-0.8
-1.0
-1.2
-1.4
-40 degC
+25 degC
+100 degC
RF_X trace loss
RF_Y trace loss
-1.0
0.4
10
100
IF Frequency (MHz)
1,000
0.8
1.2
1.6
2.0
2.4
2.8
3.2
RF Frequency (GHz)
T
OP
M
ARKINGS
Part Number
IDTF1320
NBGI
ZD1346A
Date Code [YYWW]
(Week 46 of 2013)
Q34B023MY
Die Step
Lot Code
IDT Zero-Distortion
TM
, Glitch-Free
TM
DPD Receiver
28
Rev4 January 2014
IMPORTANT NOTICE AND DISCLAIMER
RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL
SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING
REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND
OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED,
INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILIT
Y
,
F
ITNESS FOR A
PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for developers skilled in the art designing with Renesas products.
Y
o
u are solely responsible
for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3)
ensuring your application meets applicable standards, and any other safet
y
, security, or other requirements. These
resources are subject to change without notice. Renesas grants you permission to use these resources only for
development of an application that uses Renesas products. Other reproduction or use of these resources is strictly
prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual propert
y
.
Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims,
damages, costs, losses, or liabilities arising out of your use of these resources. Renesas’ products are provided only subject
to Renesas’
T
e
rms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources
expands or otherwise alters any applicable warranties or warranty disclaimers for these products.
(Rev.1.0 Mar
2020)
Corporate Headquarters
Contact Information
TOYOSU FORESIA, 3-2-24
T
o
yosu,
Koto-ku,
T
o
kyo 135-0061, Japan
Trademarks
Renesas and the Renesas logo are trademarks of Renesas
Electronics Corporation. All trademarks and registered
trademarks are the property
of their respective owners.
© 2020 Renesas Electronics Corporation. All rights reserved.
