VBsemi-Elec-VBMB1208N

Part #VBsemi-Elec-VBMB1208N
Download 
VBsemi-Elec-VBMB1208N
VBMB1208N  
N-Channel 200 V (D-S) MOSFET  
FEATURES  
PRODUCT SUMMARY  
V

DS

(V)  
•
Halogen-free According to IEC 61249-2-21  
Definition  
• Surface Mount  
• Low-Profile Through-Hole  
• Available in Tape and Reel  
• Dynamic dV/dt Rating  
• 150 °C Operating Temperature  
• Fast Switching  
200  
R

DS(on)

(
)  
V

GS

= 10 V  
0.058  
Q

g

(Max.) (nC)  
Q

gs

(nC)  
64  
12  
Q

gd

(nC)  
30  
Configuration  
Single  
• Fully Avalanche Rated  
• Compliant to RoHS Directive 2002/95/EC  
TO-220 FULLPAK  
D
G
S
D
G
S
Top
V
ie
w  
N-Channel MOSFET  
ABSOLUTE MAXIMUM RATINGS
(T

C

= 25 °C, unless otherwise noted)  
PARAMETER  
SYMBOL  
LIMIT  
UNIT  
Drain-Source Voltage  
V

DS  

200  
V
Gate-Source Voltage  
V

GS  

20  
T

C

= 25 °C  
20  
14  
Continuous Drain Current  
V

GS

at 10 V  
I

D  

T

C

= 100 °C  
A
Pulsed Drain Current

a, e  

Linear Derating Factor  
I

DM  

72  
1.0  
W/°C  
mJ  
A
Single Pulse Avalanche Energy

b, e  

Avalanche Current

a  

Repetiitive Avalanche Energy

a  

E

AS  

I

AR  

580  
20  
E

AR  

13  
mJ  
T

C

= 25 °C  
42  
13  
Maximum Power Dissipation  
P

D  

W
V/ns  
°C  
T

A

= 25 °C  
Peak Diode Recovery dV/dt

c, e  

dV/dt  
5.0  
Operating Junction and Storage Temperature Range  
Soldering Recommendations (Peak Temperature)  
T

J

, T

stg  

– 55 to + 150  
300

d  

for 10 s  
Notes  
a. Repetitive
 
rating; pulse width limited by maximum junction temperature (see fig. 11).  
b. V

DD

= 50 V, starting T

J

= 25 °C, L = 2.7 mH, R

g

= 25
, I

AS

= 18 A (see fig. 12).  
c. I

SD

20 A,
 
dI/dt
150 A/μs, V

DD

V

DS

, T

J

150 °C.  
d. 1.6
 
mm from case.  
服务热线:400-655-8788  
1

VBMB1208N  
THERMAL RESISTANCE RATINGS  
PARAMETER  
SYMBOL  
TYP.  
MAX.  
40  
UNIT  
Maximum Junction-to-Ambient  
(PCB Mounted, Steady-State)

a  

R

thJA  

R

thJC  

–
–
°C/W  
Maximum Junction-to-Case (Drain)  
1.0  
Note  
a. When
 
mounted on 1″ square PCB (FR-4 or G-10 material).  
SPECIFICATIONS
(T

J

= 25 °C, unless otherwise noted)  
PARAMETER  
SYMBOL  
TEST CONDITIONS  
MIN.  
TYP.  
MAX. UNIT  
Static  
Drain-Source Breakdown Voltage  
V

DS  

V

DS

/T

J  

V

GS(th)  

I

GSS  

V

GS

= 0 V, I

D

= 250 μA  
Reference to 25 °C, I

D

= 1 mA

c  

V

DS

= V

GS

, I

D

= 250 μA  
200  
–
–
–
V
V/°C  
V
V

DS

Temperature Coefficient  
–
2.0  
–
0.29  
Gate-Source Threshold Voltage  
Gate-Source Leakage  
–
4.0  
100  
25  
250  
–
V

GS  

V

DS

= 200 V, V

GS

= 0 V  

DS

= 160 V, V

GS

= 0 V, T

J

= 125 °C  
V

GS

= 10 V  
I

D

= 11 A

b  

=
20 V  
–
nA  
–
–
Zero Gate Voltage Drain Current  
I

DSS  

μA  
V
–
–
0.065  
–
Drain-Source On-State Resistance  
Forward Transconductance  
Dynamic  
R

DS(on)  

g

fs  

–
V

DS

= 50 V, I

D

= 11 A

d  

6.7  
–
S
Input Capacitance  
C

iss  

C

oss  

C

rss  

Q

g  

–
–
–
–
–
–
–
–
–
–
1300  
430  
130  
–
–
–
V

GS

= 0 V,  
V

DS

= 25 V,  
Output Capacitance  
Reverse Transfer Capacitance  
Total Gate Charge  
pF  
nC  
f = 1.0 MHz, see fig. 5

d  

–
70  
13  
39  
–
I

D

= 20 A, V

DS

= 160 V,  
Gate-Source Charge  
Gate-Drain Charge  
Q

gs  

Q

gd  

t

d(on)  

t

r  

V

GS

= 10 V  
–
see fig. 6 and 13

b, c  

–
Turn-On Delay Time  
Rise Time  
14  
51  
45  
36  
–
V

DD

= 100 V, I

D

= 20 A,  
ns  
Turn-Off Delay Time  
Fall Time  
t

d(off)  

t

f  

R

g

= 9.1
, R

D

= 5.4
, see fig. 10

b, c  

–
–
Drain-Source Body Diode Characteristics  
MOSFET symbol  
showing the  
integral reverse  
p – n junction diode  
D
Continuous Source-Drain Diode Current  
Pulsed Diode Forward Current

a  

I

S  

–
–
–
–
20  
72  
A
G
I

SM  

S
Body Diode Voltage  
V

SD  

t

rr  

T

J

= 25 °C, I

S

= 20 A, V

GS

= 0 V

b  

–
–
–
–
2.0  
610  
7.1  
V
Body Diode Reverse Recovery Time  
Body Diode Reverse Recovery Charge  
Forward Turn-On Time  
300  
3.4  
ns  
μC  
T

J

= 25 °C, I

F

= 20 A, dI/dt = 100 A/μs

b, c  

Q

rr  

t

on  

Intrinsic turn-on time is negligible (turn-on is dominated by L

S

and L

D

)  
Notes  
a. Repetitive
 
rating; pulse width limited by maximum junction temperature (see fig. 11).  
b. Pulse
 
width
300 μs; duty cycle
2 %.  
c. Uses
 
IRF640/SiHF640 data and test conditions.  
服务热线:400-655-8788  
2

VBMB1208N  
TYPICAL CHARACTERISTICS
(25 °C, unless otherwise noted)  
V

GS  

T
o
p  
15 V  
10 V  
8.0 V  
7.0 V  
6.0 V  
5.5 V  
5.0 V  
4.5 V  
150
°
C  
10

1  

10

0  

10

1  

25
°
C  
Bottom  
10

0  

4.5 V  
20 µs Pulse Width  
20 µs Pulse Width  
T

C

=
25 °C  
10

-1  

V

DS

=
50 V  
10

0  

10

1  

5
6
7
8
9
10  
10

-1  

4
V

DS

, Drain-to-Source Voltage (V)  
91037_03  
V

GS

,

Gate-to-Source Voltage (V)  
91037_01  
Fig. 1 – Typical Output Characteristics, T

J

= 25 °C  
Fig. 3 – Typical Transfer Characteristics  
3.0  
2.5  
V

GS  

15 V  
10 V  
I

D

= 20 A  
V

GS

= 10 V  
T
o
p  
8.0 V  
7.0 V  
6.0 V  
5.5 V  
5.0 V  
4.5 V  
10

1  

2.0  
1.5  
Bottom  
4.5 V  
1.0  
0.5  
10

0  

20 µs Pulse Width  
T

C

=
150 °C  
0.0  
10

-1  

10

0  

10

1  

– 60 – 40 – 20  
0
20 40 60 80
 
100 120
 
140 160  
V

DS

,

Drain-to-Source Voltage (V)  
91037_02  
T

J

,
Junction
T
e
mperature (°C)  
91037_04  
Fig. 2 – Typical Output Characteristics, T

J

= 175 °C  
Fig. 4 – Normalized On-Resistance vs. Temperature  
服务热线:400-655-8788  
3

VBMB1208N  
3000  
2500  
2000  
1500  
1000  
500  
V

GS

= 0
V
, f = 1
M
Hz  
C

iss

= C

gs

+ C

gd

, C

ds

Shorted  
C

rss

= C

gd  

150
°
C  
C

oss

= C

ds

+ C

gd  

25
°
C  
10

1  

C

iss  

C

oss  

C

rss  

10

0  

V

GS

= 0 V  
0
10

0  

10

1  

1.30  
1.50  
0.50  
0.70  
0.90  
1.10  
V

DS

,
Drain-to-Source Voltage (V)  
91037_05  
V

SD

, Source-to-Drain Voltage (V)  
91037_07  
Fig. 5 – Typical Capacitance vs. Drain-to-Source Voltage  
Fig. 7 – Typical Source-Drain Diode Forward Voltage  
10

3  

5
20  
I

D

= 20 A  
Operation in this area limited  
by R

DS(on)  

V

DS

= 160 V  
2
16  
12  
8
10

2  

10
µs  
5
V

DS

= 100 V  
V

DS

= 40 V  
100
µs  
2
10  
5
1
ms  
2
10
ms  
1
4
5
T

C

= 25
°
C  
T

J

= 150
°
C  
Single Pulse  
For test circuit  
see figure 13  
2
0
0.1  
5
2
5
2
5
2
5
2
10

2  

10

3  

0
30  
75  
0.1  
1
10  
15  
45  
60  
Q

G

,
T
o
tal Gate Charge (nC)  
V

DS

, Drain-to-Source Voltage (V)  
91037_06  
91037_08  
Fig. 6 – Typical Gate Charge vs. Gate-to-Source Voltage  
Fig. 8 – Maximum Safe Operating Area  
服务热线:400-655-8788  
4

VBMB1208N  
R

D  

V

DS  

22  
18  
14  
10  
5
V

GS  

D.U.T.  
R

g  

+
–
V
DD  
10 V  
Pulse width
≤
1 µs  
Duty factor
≤
0.1 %  
Fig. 10a – Switching Time Test Circuit  
V

DS  

90 %  
0
25  
50  
75  
100  
125  
150  
T

C

, Case
T
e
mperature (°C)  
91037_09  
10 %  
V

GS  

Fig. 9 – Maximum Drain Current vs. Case Temperature  
t

d(on)

t

r  

t

d(off)

t

f  

Fig. 10b – Switching Time Waveforms  
10  
1
0
−
0.5  
0.2  
0.1  
0.1  
P

DM  

0.05  
0.02  
t

1  

Single Pulse  
0.01  
(Thermal Response)  
t

2  

10

-2  

10

-3  

Notes:  
1. Duty
 
Factor, D = t

1

/t

2  

2. Peak
 
T

j

= P

DM

x Z

thJC

+ T

C  

10

-5  

10

-4  

10

-3  

10

-2  

0.1  
1
10  
t

1

, Rectangular Pulse Duration (s)  
91037_11  
Fig. 11 – Maximum Effective Transient Thermal Impedance, Junction-to-Case  
服务热线:400-655-8788  
5

VBMB1208N  
V

DS  

15 V  
t

p  

Driver  
L
V

DS  

R

g  

D.U.T.  
+
–
V
A
DD  
I

AS  

I

AS  

20 V  
0.01
Ω  
t

p  

Fig. 12a – Unclamped Inductive Test Circuit  
Fig. 12b – Unclamped Inductive Waveforms  
1400  
1200  
I

D  

8.0 A  
11.0 A  
T
o
p  
Bottom 20.0
 
A  
1000  
800  
600  
400  
200  
V

DD

= 50 V  
25  
0
125  
75  
100  
150  
50  
91037_12c  
Starting T

J

, Junction
T
e
mperature (°C)  
Fig. 12c – Maximum Avalanche Energy vs. Drain Current  
Current regulator  
Same type as D.U.T.  
50 k
Ω  
Q

G  

10 V  
12 V  
0.2 µF  
0.3 µF  
Q

GS  

Q

GD  

+
–
V

DS  

D.U.T.  
V

G  

V

GS  

3 mA  
Charge  
I

G  

I

D  

Current sampling resistors  
Fig. 13a – Basic Gate Charge Waveform  
Fig. 13b – Gate Charge Test Circuit  
服务热线:400-655-8788  
6

VBMB1208N  
Peak Dio
d
e Recovery
d
V/
d
t Test Circuit  
+
Circuit layout con
s
ideration
s  
•
Low
s
tray inductance  
•
G
round plane  
D.U.T.  
•
Low leakage inductance  
current tran
s
former  
–
+
–
–
+
R

g  

•
dV/dt controlled by R

g  

•
Driver
s
ame type a
s
D.U.T.  
•
I

S
D

controlled by duty factor “D”  
•
D.U.T. – device under te
s
t  
+
–
V

DD  

Driver gate drive  
P.W.  
P.W.  
D =  
Period  
Period  
V

GS

= 10 V

a  

D.U.T. l

S
D

waveform  
D.U.T. V

D
S

waveform  
Rever
s
e  
recovery  
current  
Body diode forward  
current  
dI/dt  
Diode recovery  
dV/dt  
V

DD  

Re-applied  
voltage  
Body diode forward drop  
Inductor current  
I

S
D  

Ripple
≤
5 %  
Note  
a. V

GS

= 5 V for logic level device
s  
Fig. 14 – For N-Channel  
服务热线:400-655-8788  
7

VBMB1208N  
TO-220 FULLPAK (HIGH VOLTAGE)  
A
E
A1  
Ø P  
n
d1  
d3  
D
u
L1  
V
L
b
3  
A2  
b
2  
c
b
e
MILLIMETERS  
INCHES  
DIM.  
A
MIN.  
4.570  
2.570  
2.510  
0.622  
1.229  
1.229  
0.440  
8.650  
15.88  
12.300  
10.360  
MAX.  
4.830  
2.830  
2.850  
0.890  
1.400  
1.400  
0.629  
9.800  
16.120  
12.920  
10.630  
MIN.  
0.180  
0.101  
0.099  
0.024  
0.048  
0.048  
0.017  
0.341  
0.622  
0.484  
0.408  
MAX.  
0.190  
0.111  
0.112  
0.035  
0.055  
0.055  
0.025  
0.386  
0.635  
0.509  
0.419  
A1  
A2  
b
b2  
b3  
c
D
d1  
d3  
E
e
2.54 BSC  
0.100 BSC  
L
13.200  
3.100  
6.050  
3.050  
2.400  
0.400  
13.730  
3.500  
6.150  
3.450  
2.500  
0.500  
0.520  
0.122  
0.238  
0.120  
0.094  
0.016  
0.541  
0.138  
0.242  
0.136  
0.098  
0.020  
L1  
n
Ø P  
u
v
ECN: X09-0126-Rev. B, 26-Oct-09  
DWG: 5972  
Notes  
1. To be used only for process drawing.  
2. These dimensions apply to all TO-220, FULLPAK leadframe versions 3 leads.  
3. All critical dimensions should C meet C

pk

> 1.33.  
4. All dimensions include burrs and plating thickness.  
5. No chipping or package damage.  
服务热线:400-655-8788  
8

VBMB1208N  
Disclaimer  
All products due to improve reliability, function or design or for other reasons, product specifications and  
data are subject to change without notice.  
Taiwan VBsemi Electronics Co., Ltd., branches, agents, employees, and all persons acting on its or their  
representatives (collectively, the “
T
aiwan VBsemi”), assumes no responsibility for any errors, inaccuracies or  
incomplete data contained in the table or any other any disclosure of any information related to the  
Taiwan VBsemi makes no guarantee, representation or warranty on the product for any particular purpose of  
any goods or continuous production.
T
o
t
he maximum extent permitted by applicable law on
T
aiwan VBsemi  
relinquished: (1) any application and all liability arising out of or use of any products; (2) any and all liability,  
including but not limited to special, consequential damages or incidental ; (3) any and all implied warranties,  
including a particular purpose, non-infringement and merchantability guarantee.  
Statement on certain types of applications are based on knowledge of the product is often used in a typical  
application of the general product VBsemi
T
aiwan demand that the Taiwan VBsemi of. Statement on whether the  
product is suitable for a particular application is non-binding. It is the customer’s responsibility to verify specific  
product features in the products described in the specification is appropriate for use in a particular application.  
Parameter data sheets and technical specifications can be provided may vary depending on the application and  
performance over time. All operating parameters, including typical parameters must be made by customer’s  
technical experts validated for each customer application. Product specifications do not expand or modify
T
aiwan  
VBsemi purchasing terms and conditions, including but not limited to warranty herein.  
Unless expressly stated in writing,
T
aiwan VBsemi products are not intended for use in medical, life saving,  
or life sustaining applications or any other application. Wherein VBsemi product failure could lead to personal  
injury or death, use or sale of products used in
T
aiwan VBsemi such applications using client did not express their  
own risk. Contact your authorized
T
aiwan VBsemi people who are related to product design applications and  
other terms and conditions in writing.  
The information provided in this document and the company’s products without a license, express or implied,  
by estoppel or otherwise, to any intellectual property rights granted to the VBsemi act or document. Product  
names and trademarks referred to herein are trademarks of their respective representatives will be all.  
Material Category Policy  
Taiwan VBsemi Electronics Co., Ltd., hereby certify that all of the products are determined to be  
RoHS compliant and meets the definition of restrictions under Directive of the European Parliament  
2011/65 / EU, 2011 Nian. 6. 8 Ri Yue restrict the use of certain hazardous substances in electrical and  
electronic equipment (EEE) – modification, unless otherwise specified as

Please note that some documents may still refer to Taiwan VBsemi RoHS Directive 2002/95 / EC. We  
confirm that all products identified as consistent with the Directive 2002/95 / EC European Directive  
2011/65 /.  
Taiwan VBsemi Electronics Co., Ltd. hereby certify that all of its products comply identified as  
halogen-free halogen-free standards required by the JEDEC JS709A. Please note that some Taiwanese  
VBsemi documents still refer to the definition of IEC 61249-2-21, and we are sure that all products  
conform to confirm compliance with IEC 61249-2-21 standard level JS709A.