Vishay-Intertech-SI2342DS-T1-GE3
| Part # | Vishay-Intertech-SI2342DS-T1-GE3 |
Download  | Vishay-Intertech-SI2342DS-T1-GE3 |
New Product
Si2342DS
Vishay Siliconix
N-Channel 8 V (D-S) MOSFET
FEATURES
PRODUCT SUMMARY
•
Halogen-free According to IEC 61249-2-21
Definition
V
DS
(V)
R
DS(on)
(
)
Q
g
(Typ.)
I
D
(A)
a, e
•
•
TrenchFET
®
Power MOSFET
Low On-Resistance
0.017 at V
GS
= 4.5 V
0.020 at V
GS
= 2.5 V
0.022 at V
GS
= 1.8 V
0.030 at V
GS
= 1.5 V
0.075 at V
GS
= 1.2 V
6
6
6
6
6
•
100 % R
g
Tested
•
Compliant to RoHS Directive 2002/95/EC
8
6 nC
APPLICATIONS
SO
T
–
23
•
•
Load Switches for Low Voltage Gate Drive
Low Voltage Operating Circuits
– Gate
Drive 1.2 V to 5 V
G
S
1
2
D
(3)
3
D
Marking Code
F2
XXX
Lot Tracea
b
ility
and Date Code
G
(1)
Part # Code
T
o
p
V
ie
w
(2)
S
Orderin
g
Information:
Si2342DS-T1-GE3 (Lead (P
b
)-free and Halogen-free)
N
-Channel MOSFET
ABSOLUTE MAXIMUM RATINGS
(T =
25 °C, unless otherwise noted)
A
Parameter
Symbol
Limit
Unit
Drain-Source Voltage
Gate-Source Voltage
V
DS
8
5
V
V
GS
6
e
6
e
6
e, b, c
5.8
b, c
30
T
C
= 25 °C
T
C
= 70 °C
T
A
= 25 °C
T
A
= 70 °C
Continuous Drain Current (T
J
= 150 °C)
I
D
A
Pulsed Drain Current (t = 300 µs)
I
DM
I
S
T
C
= 25 °C
2.1
1.1
b, c
Continuous Source-Drain Diode Current
T
A
= 25 °C
T
T
T
C
= 25 °C
C
= 70 °C
A
= 25 °C
2.5
1.6
Maximum Power Dissipation
P
D
W
1.3
b, c
0.8
b, c
T
A
= 70 °C
Operating Junction and Storage
T
e
mperature Range
Soldering Recommendations (Peak
T
e
mperature)
T
J
, T
stg
– 55 to 150
260
°C
THERMAL RESISTANCE RATINGS
Parameter
Maximum Junction-to-Ambient
b, d
Symbol
Typical
75
Maximum
100
Unit
t
5 s
Steady State
R
thJA
R
thJF
°C/W
Maximum Junction-to-Foot (Drain)
40
50
Notes:
a. Based on T
C
= 25 °C.
b. Surface mounted on 1″ x 1″ FR4 board.
c. t = 5 s.
d. Maximum under steady state conditions is 166 °C/W.
e. Package limited.
Document Number: 63302
S11-1388-Rev. A, 11-Jul-11
1
This document is subject to change without notice.
New Product
Si2342DS
Vishay Siliconix
SPECIFICATIONS
(T =
25 °C, unless otherwise noted)
J
Parameter
Symbol
Test Conditions
Min.
Typ.
Max.
Unit
Static
V
DS
V
DS
/T
J
V
GS(th)
/T
J
V
GS(th)
V
GS
= 0
V
,
I
D
= 250 µA
I
D
= 250 µA
Drain-Source Breakdown Voltage
8
V
V
DS
T
e
mperature Coefficient
10
mV/°C
V
GS(th)
T
e
mperature Coefficient
– 2.5
V
DS
= V
GS
, I
D
= 250 µA
Gate-Source Threshold Voltage
Gate-Source Leakage
0.35
20
0.8
100
1
V
I
GSS
V
DS
= 0
V
,
V
GS
=
5 V
nA
V
DS
= 8
V
,
V
GS
= 0 V
DS
= 8
V
,
V
GS
= 0
V
,
T
J
= 70 °C
V
DS
5
V
,
V
GS
= 4.5 V
V
GS
4.5
V
,
I
D
= 7.2 A
V
GS
2.5
V
,
I
D
= 6.7 A
I
DSS
Zero Gate Voltage Drain Current
On-State Drain Current
a
µA
A
V
10
I
D(on)
0.014
0.016
0.018
0.020
0.025
75
0.017
0.020
0.022
0.030
0.075
Drain-Source On-State Resistance
a
Forward
T
r
ansconductance
a
S
R
DS(on)
V
GS
= 1.8
V
,
I
D
= 6.4 A
V
GS
= 1.5
V
,
I
D
= 5.5 A
V
GS
= 1.2
V
,
I
D
= 1.3 A
g
fs
V
DS
= 4
V
,
I
D
= 7.2 A
Dynamic
b
C
iss
C
oss
C
rss
Input Capacitance
Output Capacitance
Reverse
T
r
ansfer Capacitance
1070
385
200
10.5
6
V
DS
= 4
V
,
V
GS
= 0
V
, f = 1
M
Hz
pF
V
DS
= 4
V
,
V
GS
= 4.5
V
,
I
D
= 7.2 A
DS
= 4
V
,
V
GS
= 2.5
V
,
I
D
= 7.2 A
f = 1 MHz
15.8
9
Q
g
T
o
tal Gate Charge
nC
Q
gs
Q
gd
R
g
Gate-Source Charge
1.6
1
V
Gate-Drain Charge
Gate Resistance
2.4
12
24
12
20
98
38
t
d(on)
t
r
t
d(off)
t
f
T
u
rn-On Delay Time
6
Rise Time
14
V
DD
= 4
V
,
R
L
= 0.7
ns
I
D
5.8 A, V
GEN
= 4.5
V
,
R
g
= 1
T
u
rn-Off Delay Time
65
Fall Time
25
Drain-Source Body Diode Characteristics
Continuous Source-Drain Diode Current
Pulse Diode Forward Current
Body Diode Voltage
I
S
I
SM
V
SD
t
rr
T
C
= 25 °C
2.1
30
A
I
S
= 5.8 A, V
GS
0
0.82
40
1.2
60
V
Body Diode Reverse Recovery Time
Body Diode Reverse Recovery Charge
Reverse Recovery Fall Time
Reverse Recovery Rise Time
ns
nC
Q
rr
t
a
17
26
I
F
= 5.8 A, dI/dt = 100 A/µs, T
J
= 25 °C
15
ns
t
b
25
Notes:
a. Pulse test; pulse width
300 µs, duty cycle
2 %.
b. Guaranteed by design, not subject to production testing.
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation
of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum
rating conditions for extended periods may affect device reliability.
2
Document Number: 63302
S11-1388-Rev. A, 11-Jul-11
This document is subject to change without notice.
New Product
Si2342DS
Vishay Siliconix
TYPICAL CHARACTERISTICS
(25 °C, unless otherwise noted)
30
24
18
12
6
5
4
3
2
1
0
V
GS
= 5 V thru 2 V
V
GS
= 1.5 V
T
C
= 25
°
C
= 125
°
C
V
GS
= 1 V
T
T
C
= – 55
°
C
C
0
0
0.5
1
1.5
2
0
0.3
0.6
0.9
1.2
V
DS
– Drain-to-Source Voltage (V)
V
GS
– Gate-to-Source Voltage (V)
Output Characteristics
Transfer Characteristics
1500
1200
900
600
300
0
0.040
0.034
0.028
0.022
0.016
0.010
V
GS
= 1.2 V
C
iss
V
GS
= 1.5 V
V
GS
= 1.8 V
V
GS
= 2.5 V
C
oss
C
rss
V
GS
= 4.5 V
24
0
2
4
6
8
0
6
12
18
30
V
DS
– Drain-to-Source Voltage (V)
I
D
– Drain Current (A)
On-Resistance vs. Drain Current and Gate Voltage
Capacitance
4.5
I
D
= 7.2 A
I
D
= 7.2 A
1.3
1.1
0.9
0.7
V
DS
= 2 V
3.6
2.7
1.8
0.9
0
V
GS
= 4.5 V
V
DS
= 4 V
V
DS
= 6.4 V
V
GS
= 2.5 V
– 50
– 25
25
0
3
6
9
12
0
50
75
100 125 150
T
J
– Junction Temperature (
°
C)
Q
g
– Total Gate Charge (nC)
Gate Charge
On-Resistance vs. Junction Temperature
Document Number: 63302
S11-1388-Rev. A, 11-Jul-11
3
This document is subject to change without notice.
New Product
Si2342DS
Vishay Siliconix
TYPICAL CHARACTERISTICS
(25 °C, unless otherwise noted)
10
0.03
0.025
0.02
I
D
=7.2 A
T
J
= 150
°
C
1
T
J
= 125
°
C
T
J
= 25
°
C
T
J
= 25
°
C
0.015
0.01
0.1
0.0
0.2
0.4
0.6
0.8
1.0
1.2
1
2
3
4
5
V
GS
– Gate-to-Source Voltage (V)
V
SD
– Source-to-Drain Voltage (V)
Source-Drain Diode Forward Voltage
On-Resistance vs. Gate-to-Source Voltage
10
8
0.7
0.55
0.4
6
I
D
= 250 μA
4
0.25
2
T =
25 °C
A
0
0.1
– 50
– 25
0
25
50
75
100 125 150
0.01
0.1
1
10
100
1000
T
J
– Temperature (
°
C)
Time (s)
Threshold Voltage
Single Pulse Power (Junction-to-Ambient)
100
Limited by R
DS(on)
*
100 μs
10
1 ms
10 ms
1
100 ms
10 s, 1 s
DC
0.1
T
C
= 25
°
C
Single Pulse
0.01
BVDSS Limited
0.1
1
10
V
DS
– Drain-to-Source Voltage (V)
* V
GS
> minimum V
GS
at which R
DS(on)
is specified
Safe Operating Area, Junction-to-Ambient
4
Document Number: 63302
S11-1388-Rev. A, 11-Jul-11
This document is subject to change without notice.
New Product
Si2342DS
Vishay Siliconix
TYPICAL CHARACTERISTICS
(25 °C, unless otherwise noted)
12
9
6
Package Limited
3
0
0
25
50
75
100
125
150
T
C
– Case Temperature (
°
C)
Current Derating*
1.0
3.0
2.5
2.0
1.5
1.0
0.5
0.0
0.8
0.6
0.4
0.2
0.0
0
25
50
75
100
125
150
0
25
50
75
100
125
150
T
A
– Ambient Temperature (°C)
T
C
– Case Temperature (°C)
Power Derating, Junction-to-Foot
Power Derating, Junction-to-Ambient
* The power dissipation P
D
is based on T
J(max.)
= 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper
dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package
limit.
Document Number: 63302
S11-1388-Rev. A, 11-Jul-11
5
This document is subject to change without notice.
New Product
Si2342DS
Vishay Siliconix
TYPICAL CHARACTERISTICS
(25 °C, unless otherwise noted)
1
D
u
ty Cycle = 0.5
0.2
0.1
0.1
N
otes:
P
DM
0.05
t
1
0.02
t
2
t
t
1
2
1. D
u
ty Cycle, D =
2. Per Unit Base = R
= 166 °C/
W
thJA
(t)
= P
Z
3. T
– T
A
DM thJA
JM
4. S
u
rface Mo
u
nted
Single P
u
lse
0.01
-4
-3
-2
-1
10
10
10
10
1
100
1000
10
Sq
u
are
W
a
v
e P
u
lse D
u
ration (s)
Normalized Thermal Transient Impedance, Junction-to-Ambient
1
D
u
ty Cycle = 0.5
0.2
0.1
0.1
0.05
0.02
Single P
u
lse
0.01
-4
-3
-2
-1
10
10
10
10
1
10
Sq
u
are
W
a
v
e P
u
lse D
u
ration (s)
Normalized Thermal Transient Impedance, Junction-to-Foot
Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for
Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and
6
Document Number: 63302
S11-1388-Rev. A, 11-Jul-11
This document is subject to change without notice.
Package Information
Vishay Siliconix
SOT-23 (TO-236): 3-LEAD
b
3
E
1
E
1
2
e
S
e
1
D
0.10 mm
0.004″
C
C
0.25 mm
q
A
2
A
G
au
ge Pl
a
ne
S
e
a
ting Pl
a
ne
S
e
a
ting Pl
a
ne
C
A
1
L
L
1
MILLIMETERS
INCHES
Dim
Min
0.89
0.01
Max
1.12
0.10
Min
0.0
3
5
0.0004
Max
0.044
0.004
A
A
1
A
2
0.88
0.
3
5
0.085
2.80
2.10
1.20
1.02
0.50
0.18
3
.04
2.64
1.40
0.0
3
46
0.014
0.00
3
0.110
0.08
3
0.047
0.040
0.020
0.007
0.120
0.104
0.055
b
c
D
E
E
1
e
0.95 BSC
1.90 BSC
0.0
3
74 Ref
e
1
0.0748 Ref
L
0.40
0.60
8°
0.016
0.024
8°
L
1
0.64 Ref
0.50 Ref
0.025 Ref
0.020 Ref
S
q
3
°
3
°
ECN: S-0
3
946-Rev. K, 09-Jul-01
DWG: 5479
Document Number: 71196
09-Jul-01
1
AN807
Vishay Siliconix
Mounting LITTLE FOOT
R
SOT-23 Power MOSFETs
Wharton McDaniel
Surface-mounted LITTLE FOOT power MOSFE
T
s use integrated
circuit and small-signal packages which have been been modified
to provide the heat transfer capabilities required by power devices.
Leadframe materials and design, molding compounds, and die
attach materials have been changed, while the footprint of the
packages remains the same.
ambient air. This pattern uses all the available area underneath the
body for this purpose.
0.114
2.9
0.081
2.05
See Application Note 826,
Recommended Minimum Pad
Patterns With Outline Drawing Access for Vishay Siliconix
of the pad design for a LITTLE FOOT SOT-23 power MOSFET
footprint .
In converting this footprint to the pad set for a power
device, designers must make two connections: an electrical
connection and a thermal connection, to draw heat away from the
package.
0.150
3.8
0.059
1.5
0.0394
1.0
0.037
0.95
FIGURE 1.
Footprint With Copper Spreading
The electrical connections for the SOT-23 are very simple.
Pin 1 is
the gate, pin 2 is the source, and pin 3 is the drain.
As in the other
LITTLE FOOT packages, the drain pin serves the additional
function of providing the thermal connection from the package to
the PC board.
The total cross section of a copper trace connected
to the drain may be adequate to carry the current required for the
application, but it may be inadequate thermally.
Also, heat spreads
in a circular fashion from the heat source.
In this case the drain pin
is the heat source when looking at heat spread on the PC board.
Since surface-mounted packages are small, and reflow soldering
is the most common way in which these are affixed to the PC
board, “thermal” connections from the planar copper to the pads
have not been used.
Even if additional planar copper area is used,
there should be no problems in the soldering process.
The actual
solder connections are defined by the solder mask openings.
By
combining the basic footprint with the copper plane on the drain
pins, the solder mask generation occurs automatically.
Figure 1 shows the
footprint with copper spreading for the SOT-23
package. This
pattern shows the starting point for utilizing the
board area available for the heat spreading copper.
T
o
c
reate this
pattern, a plane of copper overlies the drain pin and provides
planar copper to draw heat from the drain lead and start the
process of spreading the heat so it can be dissipated into the
A final item to keep in mind is the width of the power traces.
The
absolute minimum power trace width must be determined by the
amount of current it has to carry.
For thermal reasons, this
minimum width should be at least 0.020 inches.
The use of wide
traces connected to the drain plane provides a low-impedance
path for heat to move away from the device.
Document Number:
70739
26-Nov-03
1
Legal Disclaimer Notice
Vishay
Disclaimer
ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE
RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.
Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively,
“Vishay”), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other
disclosure relating to any product.
Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or
the continuing production of any product.
To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all
liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special,
consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular
purpose, non-infringement and merchantability.
Statements regarding the suitability of products for certain types of applications are based on Vishay’s knowledge of
typical requirements that are often placed on Vishay products in generic applications.
Such statements are not binding
statements about the suitability of products for a particular application.
It is the customer’s responsibility to validate that a
particular product with the properties described in the product specification is suitable for use in a particular application.
Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over
time. All
operating parameters, including typical parameters, must be validated for each customer application by the customer’s
technical experts.
Product specifications do not expand or otherwise modify Vishay’s terms and conditions of purchase,
including but not limited to the warranty expressed therein.
Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining
applications or for any other application in which the failure of the Vishay product could result in personal injury or death.
Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk.
Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for
such applications.
No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document
or by any conduct of Vishay.
Product names and markings noted herein may be trademarks of their respective owners.
© 2017 VISHAY INTERTECHNOLOGY, INC. ALL RIGHTS RESERVED
Revision: 08-Feb-17
Document Number: 91000
1
